欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADS1224IPWT 参数 Datasheet PDF下载

ADS1224IPWT图片预览
型号: ADS1224IPWT
PDF下载: 下载PDF文件 查看货源
内容描述: 24位模拟数字转换器具有4通道差分输入多路复用器 [24-Bit Analog-to-Digital Converter with 4-Channel Differential Input Multiplexer]
分类和应用: 转换器复用器光电二极管
文件页数/大小: 23 页 / 262 K
品牌: BB [ BURR-BROWN CORPORATION ]
 浏览型号ADS1224IPWT的Datasheet PDF文件第1页浏览型号ADS1224IPWT的Datasheet PDF文件第2页浏览型号ADS1224IPWT的Datasheet PDF文件第4页浏览型号ADS1224IPWT的Datasheet PDF文件第5页浏览型号ADS1224IPWT的Datasheet PDF文件第6页浏览型号ADS1224IPWT的Datasheet PDF文件第7页浏览型号ADS1224IPWT的Datasheet PDF文件第8页浏览型号ADS1224IPWT的Datasheet PDF文件第9页  
ꢇ ꢍꢚ ꢛꢀ ꢀꢁ  
www.ti.com  
SBAS286A − JUNE 2003 − REVISED MARCH 2004  
ELECTRICAL CHARACTERISTICS  
All specifications at T = −40°C to +85°C, AVDD = +5V, DVDD = +5V, f  
= 2MHz, and V  
REF  
= +2.5V, unless otherwise noted.  
A
CLK  
PARAMETER  
Analog Input  
TEST CONDITIONS  
MIN  
TYP  
MAX  
UNIT  
Full-scale input voltage  
AINP − AINN  
2V  
REF  
V
V
Buffer off; AINP, AINN with respect to GND  
Buffer on; AINP, AINN with respect to GND  
GND − 0.1  
AVDD + 0.1  
AVDD − 1.5  
Absolute input voltage  
GND + 0.05  
V
Buffer off; f  
Buffer on; f  
Buffer off; f  
= 2MHz  
= 2MHz  
= 2MHz  
2.7  
1.2  
5.4  
MΩ  
GΩ  
MΩ  
CLK  
CLK  
CLK  
Differential input impedance  
Common-mode input impedance  
System Performance  
Resolution  
No missing codes  
24  
Bits  
(1)  
SPS  
Data rate  
120 (f /2MHz)  
CLK  
(2)  
Buffer off, Differential input signal, end point fit  
Buffer on, Differential input signal, end point fit  
Buffer off  
0.0003  
0.0006  
20  
0.0015  
100  
% of FSR  
Integral nonlinearity (INL)  
Offset error  
% of FSR  
µV  
Buffer on  
20  
µV  
Buffer off  
0.2  
µV/°C  
Offset error drift  
Offset error match  
Gain error  
Buffer on  
0.2  
µV/°C  
Between channels  
20  
100  
µV  
Buffer off  
0.004  
0.008  
0.00003  
0.00006  
0.0005  
110  
0.025  
%
Buffer on  
%
Buffer off  
% of FSR/°C  
Gain error drift  
Buffer on  
% of FSR/°C  
Gain error match  
Between channels  
%
Buffer off, at DC  
90  
90  
dB  
Common-mode rejection  
Buffer on, at DC  
110  
dB  
Buffer off, at DC, 10% in AVDD  
Buffer on, at DC, 10% in AVDD  
Buffer off, at DC, DVDD = 2.7V to 5.5V  
Buffer on, at DC, DVDD = 2.7V to 5.5V  
95  
dB  
Analog power-supply rejection  
Digital power-supply rejection  
95  
dB  
85  
dB  
dB  
85  
Noise  
0.8  
ppm of FSR, rms  
Temperature Sensor  
Temperature sensor voltage  
Temperature sensor coefficient  
Voltage Reference Input  
Reference input voltage  
Negative reference input  
Positive reference input  
Negative reference input  
Positive reference input  
Voltage reference impedance  
T
= 25°C  
106  
360  
mV  
A
µV/°C  
(3)  
AVDD  
V
= VREFP − VREFN  
0.5  
2.5  
V
V
REF  
Buffer off  
Buffer off  
Buffer on  
Buffer on  
GND − 0.1  
VREFN + 0.5  
GND + 0.05  
VREFN + 0.5  
VREFP − 0.5  
AVDD + 0.1  
VREFP − 0.5  
AVDD − 1.5  
V
V
V
f
= 2MHz  
500  
kΩ  
CLK  
(1)  
(2)  
(3)  
SPS = samples per second.  
FSR = full-scale range = 4V  
REF  
It will not be possible to reach the digital output full-scale code when V  
.
> AVDD/2.  
REF  
3