欢迎访问ic37.com |
会员登录 免费注册
发布采购

AZ10EL16VOT 参数 Datasheet PDF下载

AZ10EL16VOT图片预览
型号: AZ10EL16VOT
PDF下载: 下载PDF文件 查看货源
内容描述: ECL / PECL振荡器增益级和缓冲区启用 [ECL/PECL Oscillator Gain Stage and Buffer with Enable]
分类和应用: 振荡器
文件页数/大小: 18 页 / 259 K
品牌: AZM [ ARIZONA MICROTEK, INC ]
 浏览型号AZ10EL16VOT的Datasheet PDF文件第2页浏览型号AZ10EL16VOT的Datasheet PDF文件第3页浏览型号AZ10EL16VOT的Datasheet PDF文件第4页浏览型号AZ10EL16VOT的Datasheet PDF文件第5页浏览型号AZ10EL16VOT的Datasheet PDF文件第6页浏览型号AZ10EL16VOT的Datasheet PDF文件第7页浏览型号AZ10EL16VOT的Datasheet PDF文件第8页浏览型号AZ10EL16VOT的Datasheet PDF文件第9页  
ARIZONA MICROTEK, INC.  
AZ10EL16VO  
AZ100EL16VO  
ECL/PECL Oscillator Gain Stage and Buffer with Enable  
FEATURES  
Green and RoHS Compliant Available  
250ps Propagation Delay on Q¯ Output  
High Voltage Gain vs. Standard EL16  
For Oscillator Applications  
Available in 2x2 or 3x3mm MLP Package  
75kΩ Enable Pull-Down Resistor  
S–Parameter (.s2p) and IBIS Model  
Files Available on Arizona Microtek Website  
DESCRIPTION  
The AZ10/100EL16VO is an oscillator gain stage with a high gain output buffer including an enable. The  
QHG/Q¯HG outputs have a voltage gain several times greater than the Q/Q¯ outputs. An enable input (E¯N¯ ) allows  
continuous oscillator operation. When E¯N¯ is LOW or floating (NC), input data is passed to both sets of outputs.  
When E¯N¯ is HIGH, the QHG/Q¯HG outputs will be forced LOW/HIGH respectively, while input data will continue to  
be passed to the Q/Q¯ outputs. The E¯N¯ input can be driven with an ECL/PECL signal or a CMOS logic signal.  
The input impedance of the D/D¯ inputs remain constant for all operating modes since forcing the outputs via the  
E¯N¯ pin does not power-down the chip but only disables the high gain QHG/Q¯HG outputs.  
Input protection diodes are included on the D/D¯ inputs for enhanced ESD protection.  
The EL16VO also provides a VBB output that supports 1.5mA sink/source current. When used, the VBB pin  
should be bypassed to ground or VCC via a 0.01μF capacitor.  
Any used output must have an external pull down resistor. For 3.3V operation, an 180resistor to VEE is  
recommended if an AC coupled load is present. At 5.0V, a 330resistor is recommended for the AC load case.  
Alternately, a 50load terminated to VCC – 2V or the Thevenin equivalent may be driven directly. Unused outputs  
may be left floating (NC).  
NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established.  
PIN/PAD DESCRIPTION  
Q
PIN  
D/D¯  
FUNCTION  
Data Inputs  
Q
Q/Q¯  
QHG/Q¯HG  
VBB  
Data Outputs  
D
D
QHG  
QHG  
Data Outputs w/High Gain  
Reference Voltage Output  
Enable Input  
E¯N¯  
VCC  
Positive Supply  
EN  
VBB  
VEE  
Negative Supply  
1630 S. STAPLEY DR., SUITE 127 MESA, ARIZONA 85204 USA (480) 962-5881 FAX (480) 890-2541  
www.azmicrotek.com