欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS29LV016JBRGR-55/IT 参数 Datasheet PDF下载

AS29LV016JBRGR-55/IT图片预览
型号: AS29LV016JBRGR-55/IT
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆位( 2M ×8位/ 1M ×16位) CMOS 3.0伏只引导扇区闪存 [16 Megabit (2M x 8-Bit / 1M x 16-Bit) CMOS 3.0 Volt-Only Boot Sector Flash Memory]
分类和应用: 闪存内存集成电路光电二极管
文件页数/大小: 40 页 / 408 K
品牌: AUSTIN [ AUSTIN SEMICONDUCTOR ]
 浏览型号AS29LV016JBRGR-55/IT的Datasheet PDF文件第2页浏览型号AS29LV016JBRGR-55/IT的Datasheet PDF文件第3页浏览型号AS29LV016JBRGR-55/IT的Datasheet PDF文件第4页浏览型号AS29LV016JBRGR-55/IT的Datasheet PDF文件第5页浏览型号AS29LV016JBRGR-55/IT的Datasheet PDF文件第7页浏览型号AS29LV016JBRGR-55/IT的Datasheet PDF文件第8页浏览型号AS29LV016JBRGR-55/IT的Datasheet PDF文件第9页浏览型号AS29LV016JBRGR-55/IT的Datasheet PDF文件第10页  
COTS PEM  
BOOT SECTOR FLASH  
Austin Semiconductor, Inc.  
AS29LV016J  
DEVICE BUS OPERATIONS  
This section describes the requirements and use of the device bus operations, which are initiated through the internal  
command register. The command register itself does not occupy any addressable memory location. The register is composed  
of latches that store the commands, along with the address and data information needed to execute the command. The  
contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the  
device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The  
following subsections describe each of these operations in further detail.  
Table 1: AS29LV016J Device Bus Operations  
DQ8-DQ15  
DQ0-  
DQ7  
DOUT  
BYTE#  
=VIH  
BYTE#  
=VIL  
Address1  
AIN  
Operation  
CE#  
L
OE#  
L
WE#  
H
RESET#  
WP#  
X
DOUT  
Read  
H
H
DQ8-DQ14= High Z,  
DQ15=A-1  
AIN  
Write  
L
H
L
(Note 3)  
(Note 4) (Note 4)  
Standby  
Vcc 0.3V  
X
H
X
X
H
X
Vcc 0.3V  
X
X
X
X
X
X
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
Output Disable  
Reset  
L
H
L
X
Sector Protect2,3  
VID  
L
H
L
(Note 4)  
(Note 4)  
X
X
X
Sector Address,  
A6=L, A1=H, A0=L  
Sector Address,  
A6=H, A3=A2=L,  
A1=H, A0=L  
AIN  
Sector Unprotect2.3  
Temporary Sector Unprotect  
Legend:  
VID  
VID  
L
H
X
L
H
X
X
X
(Note 4) (Note 4)  
High-Z  
L= Logic Low = VIL , H=Logic High=V IH , V ID =12.0 0.ꢀV, ꢁ=Donꢂt Care, AIN =Address In, DIN = Data In, DOUT =Data Out  
Notes:  
1. Addresses are A19:A0 in word mode (BYTE# = VIH ), A19:A-1 in byte mode (BYTE# = VIL  
)
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See Sector Protection /  
Unprotection on page 11.  
3. If WP# = VIL, the outermost sector remains protected (determined by device configuration). If WP# = VIH, the outermost sector protection  
depends on whether the sector was last protected or unprotected using the method described in Section 7.10, Sector Group Protection/  
Unprotection on page 21. The WP# contains an internal pull-up; when unconnected, WP is at VIH.  
4. DIN or DOUT as required by command sequence, data polling, or sector group protection algorithm.  
WORD / BYTE CONFIGURATION  
The BYTE# pin controls whether the device data I/O pins DQ15–DQ0 operate in the byte or word configuration. If the BYTE#  
pin is set at logic 1, the device is in word configuration, DQ15–DQ0 are active and controlled by CE# and OE#.  
If the BYTE# pin is set at logic 0, the device is in byte configuration, and only data I/O pins DQ0–DQ7 are active and controlled  
by CE# and OE#. The data I/O pins DQ8–DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address  
function.  
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.  
AS29LV016J  
Rev. 0.0 02/09  
6