欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS1419AECA-SPACE 参数 Datasheet PDF下载

AS1419AECA-SPACE图片预览
型号: AS1419AECA-SPACE
PDF下载: 下载PDF文件 查看货源
内容描述: 14位, 800ksps的采样A / D转换器,带有关断 [14 Bit, 800ksps Sampling A/D Converter with Shutdown]
分类和应用: 转换器
文件页数/大小: 20 页 / 998 K
品牌: AUSTIN [ AUSTIN SEMICONDUCTOR ]
 浏览型号AS1419AECA-SPACE的Datasheet PDF文件第3页浏览型号AS1419AECA-SPACE的Datasheet PDF文件第4页浏览型号AS1419AECA-SPACE的Datasheet PDF文件第5页浏览型号AS1419AECA-SPACE的Datasheet PDF文件第6页浏览型号AS1419AECA-SPACE的Datasheet PDF文件第8页浏览型号AS1419AECA-SPACE的Datasheet PDF文件第9页浏览型号AS1419AECA-SPACE的Datasheet PDF文件第10页浏览型号AS1419AECA-SPACE的Datasheet PDF文件第11页  
Austin Semiconductor, Inc.
TYPICAL PERFORMANCE CHARACTERISTICS (cont.)
AS1419
AS1419A
ADC
TEST CIRCUITS
Load Circuit for Access timings
Load Circuits for Output Float Delay
PIN FUNCTIONS
+AIN (Pin 1):
±2.5V Positive Analog Input.
–AIN (Pin 2):
±2.5V Negative Analog Input.
VREF (Pin 3):
2.5V Reference Output. Bypass to AGND with
1µF.
REFCOMP (Pin 4):
4.06V Reference Output. Bypass to AGND
with 10μF tantalum in parallel with 0.1µF or 10µF ceramic.
AGND (Pin 5):
Analog Ground.
D13 to D6 (Pins 6 to 13):
Three-State Data Outputs. The
output format is 2’s complement.
DGND (Pin 14):
Digital Ground for Internal Logic. Tie to AGND.
D5 to D0 (Pins 15 to 20):
Three-State Data Outputs. The
output format is 2’s complement.
SHDN\ (Pin 21):
Power Shutdown Input. Low selects
shutdown. Shutdown mode selected by CS\. CS\ = 0 for nap
mode and CS\ = 1 for sleep mode.
RD\ (Pin 22):
Read Input. This enables the output drivers when
CS\ is low.
AS1419 & AS1419A
Rev. 1.5 08/09
CONVST\ (Pin 23):
Conversion Start Signal. This active low
signal starts a conversion on its falling edge.
CS\ (Pin 24):
Chip Select. The input must be low for the ADC to
recognize CONVST\ and RD\ inputs. CS\ also sets the
shutdown mode when SHDN\ goes low. CS\ and SHDN\ low
select the quick wake-up nap mode. CS\ high and SHDN\ low
select sleep mode.
BUSY\ (Pin 25):
The BUSY\ output shows the converter
status. It is low when a conversion is in progress. Data valid on
the rising edge of BUSY\.
V
SS
(Pin 26):
– 5V Negative Supply. Bypass to AGND with
10µF tantalum in parallel with 0.1µF or 10µF ceramic.
DV
DD
(Pin 27):
5V Positive Supply. Short to Pin 28.
AV
DD
(Pin 28):
5V Positive Supply. Bypass to AGND with 10µF
tantalum in parallel with 0.1µF or 10µF ceramic.
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
7