欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA128A-MU 参数 Datasheet PDF下载

ATMEGA128A-MU图片预览
型号: ATMEGA128A-MU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器,带有128K字节的系统内可编程闪存 [8-bit Microcontroller with 128K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 22 页 / 532 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA128A-MU的Datasheet PDF文件第2页浏览型号ATMEGA128A-MU的Datasheet PDF文件第3页浏览型号ATMEGA128A-MU的Datasheet PDF文件第4页浏览型号ATMEGA128A-MU的Datasheet PDF文件第5页浏览型号ATMEGA128A-MU的Datasheet PDF文件第7页浏览型号ATMEGA128A-MU的Datasheet PDF文件第8页浏览型号ATMEGA128A-MU的Datasheet PDF文件第9页浏览型号ATMEGA128A-MU的Datasheet PDF文件第10页  
ATmega128A  
2.3.4  
Port B (PB7:PB0)  
Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The  
Port B output buffers have symmetrical drive characteristics with both high sink and source  
capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up  
resistors are activated. The Port B pins are tri-stated when a reset condition becomes active,  
even if the clock is not running.  
Port B also serves the functions of various special features of the ATmega128A as listed on  
page 74.  
2.3.5  
Port C (PC7:PC0)  
Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The  
Port C output buffers have symmetrical drive characteristics with both high sink and source  
capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up  
resistors are activated. The Port C pins are tri-stated when a reset condition becomes active,  
even if the clock is not running.  
Port C also serves the functions of special features of the ATmega128A as listed on page 76. In  
ATmega103 compatibility mode, Port C is output only, and the port C pins are not tri-stated  
when a reset condition becomes active.  
Note:  
The ATmega128A is by default shipped in ATmega103 compatibility mode. Thus, if the parts are  
not programmed before they are put on the PCB, PORTC will be output during first power up, and  
until the ATmega103 compatibility mode is disabled.  
2.3.6  
2.3.7  
2.3.8  
Port D (PD7:PD0)  
Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The  
Port D output buffers have symmetrical drive characteristics with both high sink and source  
capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up  
resistors are activated. The Port D pins are tri-stated when a reset condition becomes active,  
even if the clock is not running.  
Port D also serves the functions of various special features of the ATmega128A as listed on  
page 78.  
Port E (PE7:PE0)  
Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The  
Port E output buffers have symmetrical drive characteristics with both high sink and source  
capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up  
resistors are activated. The Port E pins are tri-stated when a reset condition becomes active,  
even if the clock is not running.  
Port E also serves the functions of various special features of the ATmega128A as listed on  
page 81.  
Port F (PF7:PF0)  
Port F serves as the analog inputs to the A/D Converter.  
Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins  
can provide internal pull-up resistors (selected for each bit). The Port F output buffers have sym-  
metrical drive characteristics with both high sink and source capability. As inputs, Port F pins  
that are externally pulled low will source current if the pull-up resistors are activated. The Port F  
pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the  
19  
8151GS–AVR–07/10  
 复制成功!