欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA128A-MU 参数 Datasheet PDF下载

ATMEGA128A-MU图片预览
型号: ATMEGA128A-MU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器,带有128K字节的系统内可编程闪存 [8-bit Microcontroller with 128K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 22 页 / 532 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA128A-MU的Datasheet PDF文件第14页浏览型号ATMEGA128A-MU的Datasheet PDF文件第15页浏览型号ATMEGA128A-MU的Datasheet PDF文件第16页浏览型号ATMEGA128A-MU的Datasheet PDF文件第17页浏览型号ATMEGA128A-MU的Datasheet PDF文件第19页浏览型号ATMEGA128A-MU的Datasheet PDF文件第20页浏览型号ATMEGA128A-MU的Datasheet PDF文件第21页浏览型号ATMEGA128A-MU的Datasheet PDF文件第22页  
ATmega128A  
9. Errata  
The revision letter in this section refers to the revision of the ATmega128A device.  
9.1  
ATmega128A Rev. U  
Wrong value for Version in the JTAG Device Identification Register  
First Analog Comparator conversion may be delayed  
Interrupts may be lost when writing the timer registers in the asynchronous timer  
Stabilizing time needed when changing XDIV Register  
Stabilizing time needed when changing OSCCAL Register  
IDCODE masks data from TDI input  
Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request  
1. First Analog Comparator conversion may be delayed  
If the device is powered by a slow rising VCC, the first Analog Comparator conversion will  
take longer than expected on some devices.  
Problem Fix/Workaround  
When the device has been powered or reset, disable then enable the Analog Comparator  
before the first conversion.  
2. Interrupts may be lost when writing the timer registers in the asynchronous timer  
The interrupt will be lost if a timer register that is synchronous timer clock is written when the  
asynchronous Timer/Counter register (TCNTx) is 0x00.  
Problem Fix/Workaround  
Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor  
0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous  
Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).  
3. Stabilizing time needed when changing XDIV Register  
After increasing the source clock frequency more than 2% with settings in the XDIV register,  
the device may execute some of the subsequent instructions incorrectly.  
Problem Fix / Workaround  
The NOP instruction will always be executed correctly also right after a frequency change.  
Thus, the next 8 instructions after the change should be NOP instructions. To ensure this,  
follow this procedure:  
1.Clear the I bit in the SREG Register.  
2.Set the new pre-scaling factor in XDIV register.  
3.Execute 8 NOP instructions  
4.Set the I bit in SREG  
This will ensure that all subsequent instructions will execute correctly.  
Assembly Code Example:  
CLI  
; clear global interrupt enable  
; set new prescale value  
; no operation  
OUT XDIV, temp  
NOP  
NOP  
NOP  
; no operation  
; no operation  
19  
8151GS–AVR–07/10  
 复制成功!