欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48V-10AUR 参数 Datasheet PDF下载

ATMEGA48V-10AUR图片预览
型号: ATMEGA48V-10AUR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 10MHz, CMOS, PQFP32, 7 X 7 MM, 1 MM HEIGHT, 0.80 MM PITCH, GREEN, PLASTIC, MS-026ABA, TQFP-32]
分类和应用: 闪存微控制器
文件页数/大小: 376 页 / 4764 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第151页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第152页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第153页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第154页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第156页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第157页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第158页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第159页  
ATmega48/88/168  
Table 17-3. Compare Output Mode, Fast PWM Mode(1)  
COM2A1  
COM2A0  
Description  
0
0
Normal port operation, OC2A disconnected.  
WGM22 = 0: Normal Port Operation, OC0A Disconnected.  
WGM22 = 1: Toggle OC2A on Compare Match.  
0
1
1
1
0
1
Clear OC2A on Compare Match, set OC2A at BOTTOM,  
(non-inverting mode)  
Set OC2A on Compare Match, clear OC2A at BOTTOM,  
(inverting mode)  
Note:  
1. A special case occurs when OCR2A equals TOP and COM2A1 is set. In this case, the Com-  
pare Match is ignored, but the set or clear is done at TOP. See “Fast PWM Mode” on page 147  
for more details.  
Table 17-4 shows the COM2A1:0 bit functionality when the WGM22:0 bits are set to phase cor-  
rect PWM mode.  
Table 17-4. Compare Output Mode, Phase Correct PWM Mode(1)  
COM2A1  
COM2A0  
Description  
0
0
Normal port operation, OC2A disconnected.  
WGM22 = 0: Normal Port Operation, OC2A Disconnected.  
WGM22 = 1: Toggle OC2A on Compare Match.  
0
1
1
1
0
1
Clear OC2A on Compare Match when up-counting. Set OC2A on  
Compare Match when down-counting.  
Set OC2A on Compare Match when up-counting. Clear OC2A on  
Compare Match when down-counting.  
Note:  
1. A special case occurs when OCR2A equals TOP and COM2A1 is set. In this case, the Com-  
pare Match is ignored, but the set or clear is done at TOP. See “Phase Correct PWM Mode” on  
page 149 for more details.  
• Bits 5:4 – COM2B1:0: Compare Match Output B Mode  
These bits control the Output Compare pin (OC2B) behavior. If one or both of the COM2B1:0  
bits are set, the OC2B output overrides the normal port functionality of the I/O pin it is connected  
to. However, note that the Data Direction Register (DDR) bit corresponding to the OC2B pin  
must be set in order to enable the output driver.  
When OC2B is connected to the pin, the function of the COM2B1:0 bits depends on the  
WGM22:0 bit setting. Table 17-5 shows the COM2B1:0 bit functionality when the WGM22:0 bits  
are set to a normal or CTC mode (non-PWM).  
Table 17-5. Compare Output Mode, non-PWM Mode  
COM2B1  
COM2B0  
Description  
0
0
1
1
0
1
0
1
Normal port operation, OC2B disconnected.  
Toggle OC2B on Compare Match  
Clear OC2B on Compare Match  
Set OC2B on Compare Match  
155  
2545M–AVR–09/07  
 复制成功!