欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA1281V-8MUR 参数 Datasheet PDF下载

ATMEGA1281V-8MUR图片预览
型号: ATMEGA1281V-8MUR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 8MHz, CMOS, 9 X 9 MM, 1 MM HEIGHT, 0.50 MM PITCH, GREEN, MO-220VMMD, MLF-64]
分类和应用: 闪存微控制器和处理器外围集成电路异步传输模式PCATM时钟
文件页数/大小: 37 页 / 974 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA1281V-8MUR的Datasheet PDF文件第29页浏览型号ATMEGA1281V-8MUR的Datasheet PDF文件第30页浏览型号ATMEGA1281V-8MUR的Datasheet PDF文件第31页浏览型号ATMEGA1281V-8MUR的Datasheet PDF文件第32页浏览型号ATMEGA1281V-8MUR的Datasheet PDF文件第33页浏览型号ATMEGA1281V-8MUR的Datasheet PDF文件第34页浏览型号ATMEGA1281V-8MUR的Datasheet PDF文件第36页浏览型号ATMEGA1281V-8MUR的Datasheet PDF文件第37页  
ATmega640/1280/1281/2560/2561  
10.8 Rev. 2549E-04/06  
1.  
2.  
3.  
4.  
Updated “Features” on page 1.  
Updated Table 12-1 on page 62.  
Updated note for Table 12-1 on page 62.  
Updated “Bit 6 – ACBG: Analog Comparator Bandgap Select” on page  
272.  
5.  
5.  
6.  
Updated “Prescaling and Conversion Timing” on page 278.  
Updated “Maximum speed vs. VCC” on page 373.  
Updated “Ordering Information” on page 19.  
10.9 Rev. 2549D-12/05  
1.  
2.  
3.  
Advanced Information Status changed to Preliminary.  
Changed number of I/O Ports from 51 to 54.  
Updatet typos in “TCCR0A – Timer/Counter Control Register A” on page  
129.  
4.  
5.  
6.  
Updated Features in “ADC – Analog to Digital Converter” on page 275.  
Updated Operation in“ADC – Analog to Digital Converter” on page 275  
Updated Stabilizing Time in “Changing Channel or Reference Selection”  
on page 282.  
7.  
8.  
9.  
Updated Figure 26-1 on page 276, Figure 26-9 on page 285, Figure 26-10  
on page 285.  
Updated Text in “ADCSRB – ADC Control and Status Register B” on page  
291.  
Updated Note for Table 4 on page 42, Table 13-14 on page 86, Table 26-3  
on page 290 and Table 26-6 on page 296.  
10. Updated Table 31-7 on page 379 and Table 31-8 on page 380.  
11. Updated “Filling the Temporary Buffer (Page Loading)” on page 324.  
12. Updated “Typical Characteristics” on page 387.  
13. Updated “Packaging Information” on page 24.  
14. Updated “Errata” on page 28.  
10.10 Rev. 2549C-09/05  
1.  
Updated Speed Grade in section “Features” on page 1.  
Added “Resources” on page 10.  
2.  
3.  
Updated “SPI – Serial Peripheral Interface” on page 196. In Slave mode,  
low and high period SPI clock must be larger than 2 CPU cycles.  
4.  
5.  
6.  
7.  
Updated “Bit Rate Generator Unit” on page 247.  
Updated “Maximum speed vs. VCC” on page 373.  
Updated “Ordering Information” on page 19.  
Updated “Packaging Information” on page 24. Package 64M1 replaced by  
64M2.  
8.  
Updated “Errata” on page 28.  
27  
2549LS–AVR–08/07  
 复制成功!