欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA8A-AUR 参数 Datasheet PDF下载

ATMEGA8A-AUR图片预览
型号: ATMEGA8A-AUR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 16MHz, CMOS, PQFP32, 7 X 7 MM, 1 MM HEIGHT, 0.80 MM PITCH, GREEN, PLASTIC, MS-026ABA, TQFP-32]
分类和应用: 闪存
文件页数/大小: 308 页 / 4674 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA8A-AUR的Datasheet PDF文件第83页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第84页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第85页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第86页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第88页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第89页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第90页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第91页  
ATmega8(L)  
Compare Match  
Output Unit  
The Compare Output mode (COM1x1:0) bits have two functions. The waveform generator uses  
the COM1x1:0 bits for defining the Output Compare (OC1x) state at the next Compare Match.  
Secondly the COM1x1:0 bits control the OC1x pin output source. Figure 36 shows a simplified  
schematic of the logic affected by the COM1x1:0 bit setting. The I/O Registers, I/O bits, and I/O  
pins in the figure are shown in bold. Only the parts of the general I/O Port Control Registers  
(DDR and PORT) that are affected by the COM1x1:0 bits are shown. When referring to the  
OC1x state, the reference is for the internal OC1x Register, not the OC1x pin. If a System Reset  
occur, the OC1x Register is reset to “0”.  
Figure 36. Compare Match Output Unit, Schematic  
COMnx1  
Waveform  
Generator  
COMnx0  
FOCnx  
D
Q
1
0
OCnx  
Pin  
OCnx  
D
Q
PORT  
D
Q
DDR  
clkI/O  
The general I/O port function is overridden by the Output Compare (OC1x) from the waveform  
generator if either of the COM1x1:0 bits are set. However, the OC1x pin direction (input or out-  
put) is still controlled by the Data Direction Register (DDR) for the port pin. The Data Direction  
Register bit for the OC1x pin (DDR_OC1x) must be set as output before the OC1x value is visi-  
ble on the pin. The port override function is generally independent of the Waveform Generation  
mode, but there are some exceptions. Refer to Table 36, Table 37 and Table 38 for details.  
The design of the Output Compare Pin logic allows initialization of the OC1x state before the  
output is enabled. Note that some COM1x1:0 bit settings are reserved for certain modes of oper-  
ation. See “16-bit Timer/Counter Register Description” on page 96.  
The COM1x1:0 bits have no effect on the Input Capture unit.  
87  
2486T–AVR–05/08  
 复制成功!