欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA8A-AUR 参数 Datasheet PDF下载

ATMEGA8A-AUR图片预览
型号: ATMEGA8A-AUR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 16MHz, CMOS, PQFP32, 7 X 7 MM, 1 MM HEIGHT, 0.80 MM PITCH, GREEN, PLASTIC, MS-026ABA, TQFP-32]
分类和应用: 闪存
文件页数/大小: 308 页 / 4674 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA8A-AUR的Datasheet PDF文件第178页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第179页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第180页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第181页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第183页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第184页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第185页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第186页  
Master Receiver Mode In the Master Receiver mode, a number of data bytes are received from a Slave Transmitter  
(see Figure 80). In order to enter a Master mode, a START condition must be transmitted. The  
format of the following address packet determines whether Master Transmitter or Master  
Receiver mode is to be entered. If SLA+W is transmitted, MT mode is entered, if SLA+R is trans-  
mitted, MR mode is entered. All the status codes mentioned in this section assume that the  
prescaler bits are zero or are masked to zero.  
Figure 80. Data Transfer in Master Receiver Mode  
VCC  
Device 1  
MASTER  
RECEIVER  
Device 2  
SLAVE  
TRANSMITTER  
Device 3  
Device n  
R1  
R2  
........  
SDA  
SCL  
A START condition is sent by writing the following value to TWCR:  
TWCR  
TWINT  
TWEA  
TWSTA  
TWSTO  
TWWC  
TWEN  
TWIE  
value  
1
X
1
0
X
1
0
X
TWEN must be written to one to enable the Two-wire Serial Interface, TWSTA must be written to  
one to transmit a START condition and TWINT must be set to clear the TWINT Flag. The TWI  
will then test the Two-wire Serial Bus and generate a START condition as soon as the bus  
becomes free. After a START condition has been transmitted, the TWINT Flag is set by hard-  
ware, and the status code in TWSR will be 0x08 (See Table 66). In order to enter MR mode,  
SLA+R must be transmitted. This is done by writing SLA+R to TWDR. Thereafter the TWINT bit  
should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing  
the following value to TWCR:  
TWCR  
TWINT  
TWEA  
TWSTA  
TWSTO  
TWWC  
TWEN  
TWIE  
value  
1
X
0
0
X
1
0
X
When SLA+R have been transmitted and an acknowledgement bit has been received, TWINT is  
set again and a number of status codes in TWSR are possible. Possible status codes in Master  
mode are 0x38, 0x40, or 0x48. The appropriate action to be taken for each of these status codes  
is detailed in Table 67. Received data can be read from the TWDR Register when the TWINT  
Flag is set high by hardware. This scheme is repeated until the last byte has been received.  
After the last byte has been received, the MR should inform the ST by sending a NACK after the  
last received data byte. The transfer is ended by generating a STOP condition or a repeated  
START condition. A STOP condition is generated by writing the following value to TWCR:  
TWCR  
TWINT  
TWEA  
TWSTA  
TWSTO  
TWWC  
TWEN  
TWIE  
value  
1
X
0
1
X
1
0
X
A REPEATED START condition is generated by writing the following value to TWCR:  
TWCR  
TWINT  
TWEA  
TWSTA  
TWSTO  
TWWC  
TWEN  
TWIE  
value  
1
X
1
0
X
1
0
X
After a repeated START condition (state 0x10) the Two-wire Serial Interface can access the  
same Slave again, or a new Slave without transmitting a STOP condition. Repeated START  
182  
ATmega8(L)  
2486T–AVR–05/08  
 复制成功!