欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA8L-8AUR 参数 Datasheet PDF下载

ATMEGA8L-8AUR图片预览
型号: ATMEGA8L-8AUR
PDF下载: 下载PDF文件 查看货源
内容描述: 8位爱特梅尔带有8K字节的系统内可编程闪存 [8-bit Atmel with 8KBytes In-System PRogrammable Flash]
分类和应用: 闪存
文件页数/大小: 331 页 / 6705 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第42页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第43页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第44页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第45页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第47页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第48页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第49页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第50页  
ATmega8(L)  
Interrupts  
This section describes the specifics of the interrupt handling performed by the ATmega8. For a  
general explanation of the AVR interrupt handling, refer to “Reset and Interrupt Handling” on  
page 14.  
Interrupt Vectors  
in ATmega8  
Table 18. Reset and Interrupt Vectors  
Program  
Vector No. Address(2) Source  
Interrupt Definition  
1
0x000(1)  
RESET  
External Pin, Power-on Reset, Brown-out  
Reset, and Watchdog Reset  
2
3
0x001  
0x002  
0x003  
0x004  
0x005  
0x006  
0x007  
0x008  
0x009  
0x00A  
0x00B  
0x00C  
0x00D  
0x00E  
0x00F  
0x010  
0x011  
0x012  
INT0  
External Interrupt Request 0  
External Interrupt Request 1  
Timer/Counter2 Compare Match  
Timer/Counter2 Overflow  
INT1  
4
TIMER2 COMP  
TIMER2 OVF  
TIMER1 CAPT  
TIMER1 COMPA  
5
6
Timer/Counter1 Capture Event  
Timer/Counter1 Compare Match A  
7
8
TIMER1 COMPB Timer/Counter1 Compare Match B  
9
TIMER1 OVF  
TIMER0 OVF  
SPI, STC  
Timer/Counter1 Overflow  
Timer/Counter0 Overflow  
Serial Transfer Complete  
USART, Rx Complete  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
USART, RXC  
USART, UDRE  
USART, TXC  
ADC  
USART Data Register Empty  
USART, Tx Complete  
ADC Conversion Complete  
EEPROM Ready  
EE_RDY  
ANA_COMP  
TWI  
Analog Comparator  
Two-wire Serial Interface  
Store Program Memory Ready  
SPM_RDY  
Notes: 1. When the BOOTRST Fuse is programmed, the device will jump to the Boot Loader address at  
reset, see “Boot Loader Support – Read-While-Write Self-Programming” on page 202  
2. When the IVSEL bit in GICR is set, Interrupt Vectors will be moved to the start of the boot  
Flash section. The address of each Interrupt Vector will then be the address in this table added  
to the start address of the boot Flash section  
Table 19 on page 47 shows reset and Interrupt Vectors placement for the various combinations  
of BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt  
Vectors are not used, and regular program code can be placed at these locations. This is also  
the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the  
boot section or vice versa.  
46  
2486AA–AVR–02/2013