欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA8L-8AUR 参数 Datasheet PDF下载

ATMEGA8L-8AUR图片预览
型号: ATMEGA8L-8AUR
PDF下载: 下载PDF文件 查看货源
内容描述: 8位爱特梅尔带有8K字节的系统内可编程闪存 [8-bit Atmel with 8KBytes In-System PRogrammable Flash]
分类和应用: 闪存
文件页数/大小: 331 页 / 6705 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第32页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第33页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第34页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第35页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第37页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第38页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第39页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第40页  
ATmega8(L)  
Brown-out Detector  
If the Brown-out Detector is not needed in the application, this module should be turned off. If the  
Brown-out Detector is enabled by the BODEN Fuse, it will be enabled in all sleep modes, and  
hence, always consume power. In the deeper sleep modes, this will contribute significantly to  
the total current consumption. Refer to “Brown-out Detection” on page 40 for details on how to  
configure the Brown-out Detector.  
Internal Voltage  
Reference  
The Internal Voltage Reference will be enabled when needed by the Brown-out Detector, the  
Analog Comparator or the ADC. If these modules are disabled as described in the sections  
above, the internal voltage reference will be disabled and it will not be consuming power. When  
turned on again, the user must allow the reference to start up before the output is used. If the  
reference is kept on in sleep mode, the output can be used immediately. Refer to “Internal Volt-  
age Reference” on page 42 for details on the start-up time.  
Watchdog Timer  
Port Pins  
If the Watchdog Timer is not needed in the application, this module should be turned off. If the  
Watchdog Timer is enabled, it will be enabled in all sleep modes, and hence, always consume  
power. In the deeper sleep modes, this will contribute significantly to the total current consump-  
tion. Refer to “Watchdog Timer” on page 43 for details on how to configure the Watchdog Timer.  
When entering a sleep mode, all port pins should be configured to use minimum power. The  
most important thing is then to ensure that no pins drive resistive loads. In sleep modes where  
the both the I/O clock (clkI/O) and the ADC clock (clkADC) are stopped, the input buffers of the  
device will be disabled. This ensures that no power is consumed by the input logic when not  
needed. In some cases, the input logic is needed for detecting wake-up conditions, and it will  
then be enabled. Refer to the section “Digital Input Enable and Sleep Modes” on page 55 for  
details on which pins are enabled. If the input buffer is enabled and the input signal is left floating  
or have an analog signal level close to VCC/2, the input buffer will use excessive power.  
36  
2486AA–AVR–02/2013  
 复制成功!