欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA8L-8AUR 参数 Datasheet PDF下载

ATMEGA8L-8AUR图片预览
型号: ATMEGA8L-8AUR
PDF下载: 下载PDF文件 查看货源
内容描述: 8位爱特梅尔带有8K字节的系统内可编程闪存 [8-bit Atmel with 8KBytes In-System PRogrammable Flash]
分类和应用: 闪存
文件页数/大小: 331 页 / 6705 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第12页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第13页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第14页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第15页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第17页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第18页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第19页浏览型号ATMEGA8L-8AUR的Datasheet PDF文件第20页  
ATmega8(L)
When using the SEI instruction to enable interrupts, the instruction following SEI will be exe-
cuted before any pending interrupts, as shown in the following example.
Assembly Code Example
sei
; set global interrupt enable
sleep;
enter sleep, waiting for interrupt
; note: will enter sleep before any pending
; interrupt(s)
C Code Example
_SEI();
/* set global interrupt enable */
_SLEEP();
/* enter sleep, waiting for interrupt */
/* note: will enter sleep before any pending interrupt(s) */
Interrupt Response
Time
The interrupt execution response for all the enabled Atmel
®
AVR
®
interrupts is four clock cycles
minimum. After four clock cycles, the Program Vector address for the actual interrupt handling
routine is executed. During this 4-clock cycle period, the Program Counter is pushed onto the
Stack. The Vector is normally a jump to the interrupt routine, and this jump takes three clock
cycles. If an interrupt occurs during execution of a multi-cycle instruction, this instruction is com-
pleted before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the
interrupt execution response time is increased by four clock cycles. This increase comes in addi-
tion to the start-up time from the selected sleep mode.
A return from an interrupt handling routine takes four clock cycles. During these four clock
cycles, the Program Counter (2 bytes) is popped back from the Stack, the Stack Pointer is incre-
mented by 2, and the I-bit in SREG is set.
16
2486AA–AVR–02/2013