欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA32L-8AUR 参数 Datasheet PDF下载

ATMEGA32L-8AUR图片预览
型号: ATMEGA32L-8AUR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 8MHz, CMOS, PQFP44, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, GREEN, PLASTIC, MS-026ACB, TQFP-44]
分类和应用: 闪存微控制器
文件页数/大小: 347 页 / 3171 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第176页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第177页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第178页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第179页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第181页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第182页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第183页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第184页  
• Bit 0 – TWGCE: TWI General Call Recognition Enable Bit  
If set, this bit enables the recognition of a General Call given over the Two-wire Serial  
Bus.  
Using the TWI  
The AVR TWI is byte-oriented and interrupt based. Interrupts are issued after all bus  
events, like reception of a byte or transmission of a START condition. Because the TWI  
is interrupt-based, the application software is free to carry on other operations during a  
TWI byte transfer. Note that the TWI Interrupt Enable (TWIE) bit in TWCR together with  
the Global Interrupt Enable bit in SREG allow the application to decide whether or not  
assertion of the TWINT Flag should generate an interrupt request. If the TWIE bit is  
cleared, the application must poll the TWINT Flag in order to detect actions on the TWI  
bus.  
When the TWINT Flag is asserted, the TWI has finished an operation and awaits appli-  
cation response. In this case, the TWI Status Register (TWSR) contains a value  
indicating the current state of the TWI bus. The application software can then decide  
how the TWI should behave in the next TWI bus cycle by manipulating the TWCR and  
TWDR Registers.  
Figure 85 is a simple example of how the application can interface to the TWI hardware.  
In this example, a master wishes to transmit a single data byte to a slave. This descrip-  
tion is quite abstract, a more detailed explanation follows later in this section. A simple  
code example implementing the desired behaviour is also presented.  
Figure 85. Interfacing the Application to the TWI in a Typical Transmission  
1. Application  
writes to TWCR  
to initiate  
transmission of  
START  
5. Check TWSR to see if SLA+W was  
sent and ACK received.  
Application loads data into TWDR, and  
loads appropriate control signals into  
TWCR, making sure that TWINT is  
written to one  
3. Check TWSR to see if START was  
sendt. Application loads SLA+W into  
TWDR, and loads appropriate control  
signals into TWCR, making sure that  
TWINT is written to one, and TWSTA  
is written to zero  
7. Check TWSR to see if data was sent  
and ACK received.  
Application loads appropriate control  
signals to send STOP into TWCR,  
making sure that TWINT is written to one  
Application  
Action  
TWI bus  
START  
SLA+W  
A
Data  
A
STOP  
Indicates  
TWINT set  
4. TWINT set.  
Status code indicates  
SLA+W sent, ACK  
received  
2. TWINT set.  
6. TWINT set.  
Status code indicates  
data sent, ACK received  
TWI  
Hardware  
Action  
Status code indicates  
START condition sent  
1. The first step in a TWI transmission is to transmit a START condition. This is  
done by writing a specific value into TWCR, instructing the TWI hardware to  
transmit a START condition. Which value to write is described later on. However,  
it is important that the TWINT bit is set in the value written. Writing a one to  
TWINT clears the Flag. The TWI will not start any operation as long as the  
TWINT bit in TWCR is set. Immediately after the application has cleared TWINT,  
the TWI will initiate transmission of the START condition.  
2. When the START condition has been transmitted, the TWINT Flag in TWCR is  
set, and TWSR is updated with a status code indicating that the START condition  
has successfully been sent.  
180  
ATmega32(L)  
2503J–AVR–10/06  
 复制成功!