欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA32L-8AUR 参数 Datasheet PDF下载

ATMEGA32L-8AUR图片预览
型号: ATMEGA32L-8AUR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 8MHz, CMOS, PQFP44, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, GREEN, PLASTIC, MS-026ACB, TQFP-44]
分类和应用: 闪存微控制器
文件页数/大小: 347 页 / 3171 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第10页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第11页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第12页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第13页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第15页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第16页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第17页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第18页  
– the External Interrupt Request 0. The Interrupt Vectors can be moved to the start of  
the Boot Flash section by setting the IVSEL bit in the General Interrupt Control Register  
(GICR). Refer to “Interrupts” on page 44 for more information. The Reset Vector can  
also be moved to the start of the boot Flash section by programming the BOOTRST  
fuse, see “Boot Loader Support – Read-While-Write Self-Programming” on page 244.  
When an interrupt occurs, the Global Interrupt Enable I-bit is cleared and all interrupts  
are disabled. The user software can write logic one to the I-bit to enable nested inter-  
rupts. All enabled interrupts can then interrupt the current interrupt routine. The I-bit is  
automatically set when a Return from Interrupt instruction – RETI – is executed.  
There are basically two types of interrupts. The first type is triggered by an event that  
sets the Interrupt Flag. For these interrupts, the Program Counter is vectored to the  
actual Interrupt Vector in order to execute the interrupt handling routine, and hardware  
clears the corresponding Interrupt Flag. Interrupt Flags can also be cleared by writing a  
logic one to the flag bit position(s) to be cleared. If an interrupt condition occurs while the  
corresponding interrupt enable bit is cleared, the Interrupt Flag will be set and remem-  
bered until the interrupt is enabled, or the flag is cleared by software. Similarly, if one or  
more interrupt conditions occur while the Global Interrupt Enable bit is cleared, the cor-  
responding Interrupt Flag(s) will be set and remembered until the global interrupt enable  
bit is set, and will then be executed by order of priority.  
The second type of interrupts will trigger as long as the interrupt condition is present.  
These interrupts do not necessarily have Interrupt Flags. If the interrupt condition disap-  
pears before the interrupt is enabled, the interrupt will not be triggered.  
When the AVR exits from an interrupt, it will always return to the main program and exe-  
cute one more instruction before any pending interrupt is served.  
Note that the Status Register is not automatically stored when entering an interrupt rou-  
tine, nor restored when returning from an interrupt routine. This must be handled by  
software.  
When using the CLI instruction to disable interrupts, the interrupts will be immediately  
disabled. No interrupt will be executed after the CLI instruction, even if it occurs simulta-  
neously with the CLI instruction. The following example shows how this can be used to  
avoid interrupts during the timed EEPROM write sequence.  
Assembly Code Example  
in r16, SREG  
; store SREG value  
cli ; disable interrupts during timed sequence  
sbi EECR, EEMWE  
sbi EECR, EEWE  
out SREG, r16  
; start EEPROM write  
; restore SREG value (I-bit)  
C Code Example  
char cSREG;  
cSREG = SREG; /* store SREG value */  
/* disable interrupts during timed sequence */  
_CLI();  
EECR |= (1<<EEMWE); /* start EEPROM write */  
EECR |= (1<<EEWE);  
SREG = cSREG; /* restore SREG value (I-bit) */  
14  
ATmega32(L)  
2503J–AVR–10/06