欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA16U2-MUR 参数 Datasheet PDF下载

ATMEGA16U2-MUR图片预览
型号: ATMEGA16U2-MUR
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有ISP功能的Flash 8/16 / 32K Butes [8-bit Microcontroller with 8/16/32K Butes of ISP Flash]
分类和应用: 微控制器异步传输模式PCATM
文件页数/大小: 310 页 / 4432 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第67页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第68页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第69页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第70页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第72页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第73页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第74页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第75页  
ATmega8U2/16U2/32U2  
Assembly Code Example(1)  
...  
; Define pull-ups and set outputs high  
; Define directions for port pins  
ldi r16,(1<<PB7)|(1<<PB6)|(1<<PB1)|(1<<PB0)  
ldi r17,(1<<DDB3)|(1<<DDB2)|(1<<DDB1)|(1<<DDB0)  
out PORTB,r16  
out DDRB,r17  
; Insert nop for synchronization  
nop  
; Read port pins  
in  
r16,PINB  
...  
C Code Example  
unsigned char i;  
...  
/* Define pull-ups and set outputs high */  
/* Define directions for port pins */  
PORTB = (1<<PB7)|(1<<PB6)|(1<<PB1)|(1<<PB0);  
DDRB = (1<<DDB3)|(1<<DDB2)|(1<<DDB1)|(1<<DDB0);  
/* Insert nop for synchronization*/  
__no_operation();  
/* Read port pins */  
i = PINB;  
...  
Note:  
1. For the assembly program, two temporary registers are used to minimize the time from pull-  
ups are set on pins 0, 1, 6, and 7, until the direction bits are correctly set, defining bit 2 and 3  
as low and redefining bits 0 and 1 as strong high drivers.  
12.2.5  
Digital Input Enable and Sleep Modes  
As shown in Figure 12-2, the digital input signal can be clamped to ground at the input of the  
schmitt-trigger. The signal denoted SLEEP in the figure, is set by the MCU Sleep Controller in  
Power-down mode, Power-save mode, and Standby mode to avoid high power consumption if  
some input signals are left floating, or have an analog signal level close to VCC/2.  
SLEEP is overridden for port pins enabled as external interrupt pins. If the external interrupt  
request is not enabled, SLEEP is active also for these pins. SLEEP is also overridden by various  
other alternate functions as described in “Alternate Port Functions” on page 72.  
If a logic high level (“one”) is present on an asynchronous external interrupt pin configured as  
“Interrupt on Rising Edge, Falling Edge, or Any Logic Change on Pin” while the external interrupt  
is not enabled, the corresponding External Interrupt Flag will be set when resuming from the  
above mentioned Sleep mode, as the clamping in these sleep mode produces the requested  
logic change.  
71  
7799D–AVR–11/10