欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA16U2-MUR 参数 Datasheet PDF下载

ATMEGA16U2-MUR图片预览
型号: ATMEGA16U2-MUR
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有ISP功能的Flash 8/16 / 32K Butes [8-bit Microcontroller with 8/16/32K Butes of ISP Flash]
分类和应用: 微控制器异步传输模式PCATM
文件页数/大小: 310 页 / 4432 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第233页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第234页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第235页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第236页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第238页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第239页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第240页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第241页  
ATmega8U2/16U2/32U2  
Flash corruption can easily be avoided by following these design recommendations (one is  
sufficient):  
1. If there is no need for a Boot Loader update in the system, program the Boot Loader  
Lock bits to prevent any Boot Loader software updates.  
2. Keep the AVR RESET active (low) during periods of insufficient power supply voltage.  
This can be done by enabling the internal Brown-out Detector (BOD) if the operating  
voltage matches the detection level. If not, an external low VCC reset protection circuit  
can be used. If a reset occurs while a write operation is in progress, the write operation  
will be completed provided that the power supply voltage is sufficient.  
3. Keep the AVR core in Power-down sleep mode during periods of low VCC. This will pre-  
vent the CPU from attempting to decode and execute instructions, effectively protecting  
the SPMCSR Register and thus the Flash from unintentional writes.  
23.8.12 Programming Time for Flash when Using SPM  
The calibrated RC Oscillator is used to time Flash accesses. Table 23-7 shows the typical pro-  
gramming time for Flash accesses from the CPU.  
Table 23-7. SPM Programming Time  
Symbol  
Min Programming Time  
Max Programming Time  
Flash write (Page Erase, Page Write, and  
write Lock bits by SPM)  
3.7 ms  
4.5 ms  
23.8.13 Simple Assembly Code Example for a Boot Loader  
;-the routine writes one page of data from RAM to Flash  
; the first data location in RAM is pointed to by the Y pointer  
; the first data location in Flash is pointed to by the Z-pointer  
;-error handling is not included  
;-the routine must be placed inside the Boot space  
; (at least the Do_spm sub routine). Only code inside NRWW section can  
; be read during Self-Programming (Page Erase and Page Write).  
;-registers used: r0, r1, temp1 (r16), temp2 (r17), looplo (r24),  
; loophi (r25), spmcrval (r20)  
; storing and restoring of registers is not included in the routine  
; register usage can be optimized at the expense of code size  
;-It is assumed that either the interrupt table is moved to the Boot  
; loader section or that the interrupts are disabled.  
.equ PAGESIZEB = PAGESIZE*2  
.org SMALLBOOTSTART  
Write_page:  
;PAGESIZEB is page size in BYTES, not words  
; Page Erase  
ldi spmcrval, (1<<PGERS) | (1<<SPMEN)  
call Do_spm  
; re-enable the RWW section  
ldi spmcrval, (1<<RWWSRE) | (1<<SPMEN)  
call Do_spm  
; transfer data from RAM to Flash page buffer  
ldi looplo, low(PAGESIZEB)  
;init loop variable  
ldi loophi, high(PAGESIZEB) ;not required for PAGESIZEB<=256  
Wrloop:  
ld  
ld  
r0, Y+  
r1, Y+  
ldi spmcrval, (1<<SPMEN)  
237  
7799D–AVR–11/10  
 复制成功!