欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA128L-8AL 参数 Datasheet PDF下载

ATMEGA128L-8AL图片预览
型号: ATMEGA128L-8AL
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PQFP64, 14 X 14 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026AEB, TQFP-64]
分类和应用: 时钟微控制器外围集成电路
文件页数/大小: 391 页 / 6192 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA128L-8AL的Datasheet PDF文件第93页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第94页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第95页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第96页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第98页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第99页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第100页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第101页  
ATmega128(L)  
(FOC0) strobe bit in normal mode. The OC0 Register keeps its value even when changing  
between waveform generation modes.  
Be aware that the COM01:0 bits are not double buffered together with the compare value.  
Changing the COM01:0 bits will take effect immediately.  
Compare Match  
Output Unit  
The Compare Output mode (COM01:0) bits have two functions. The waveform generator uses  
the COM01:0 bits for defining the Output Compare (OC0) state at the next compare match. Also,  
the COM01:0 bits control the OC0 pin output source. Figure 37 shows a simplified schematic of  
the logic affected by the COM01:0 bit setting. The I/O registers, I/O bits, and I/O pins in the fig-  
ure are shown in bold. Only the parts of the General I/O Port Control Registers (DDR and PORT)  
that are affected by the COM01:0 bits are shown. When referring to the OC0 state, the reference  
is for the internal OC0 Register, not the OC0 pin.  
Figure 37. Compare Match Output Unit, Schematic  
COMn1  
Waveform  
Generator  
COMn0  
FOCn  
D
Q
Q
1
0
OCn  
Pin  
OCn  
D
PORT  
D
Q
DDR  
clkI/O  
The general I/O port function is overridden by the output compare (OC0) from the waveform  
generator if either of the COM01:0 bits are set. However, the OC0 pin direction (input or output)  
is still controlled by the Data Direction Register (DDR) for the port pin. The Data Direction Regis-  
ter bit for the OC0 pin (DDR_OC0) must be set as output before the OC0 value is visible on the  
pin. The port override function is independent of the waveform generation mode.  
The design of the output compare pin logic allows initialization of the OC0 state before the out-  
put is enabled. Note that some COM01:0 bit settings are reserved for certain modes of  
operation. See “8-bit Timer/Counter Register Description” on page 104.  
Compare Output Mode The waveform generator uses the COM01:0 bits differently in normal, CTC, and PWM modes.  
and Waveform  
Generation  
For all modes, setting the COM01:0 = 0 tells the Waveform Generator that no action on the OC0  
Register is to be performed on the next compare match. For compare output actions in the non-  
PWM modes refer to Table 53 on page 105. For fast PWM mode, refer to Table 54 on page 105,  
and for phase correct PWM refer to Table 55 on page 106.  
A change of the COM01:0 bits state will have effect at the first compare match after the bits are  
written. For non-PWM modes, the action can be forced to have immediate effect by using the  
FOC0 strobe bits.  
97  
2467P–AVR–08/07  
 复制成功!