欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA128L-8AL 参数 Datasheet PDF下载

ATMEGA128L-8AL图片预览
型号: ATMEGA128L-8AL
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PQFP64, 14 X 14 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026AEB, TQFP-64]
分类和应用: 时钟微控制器外围集成电路
文件页数/大小: 391 页 / 6192 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA128L-8AL的Datasheet PDF文件第67页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第68页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第69页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第70页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第72页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第73页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第74页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第75页  
ATmega128(L)  
Unconnected pins  
If some pins are unused, it is recommended to ensure that these pins have a defined level. Even  
though most of the digital inputs are disabled in the deep sleep modes as described above, float-  
ing inputs should be avoided to reduce current consumption in all other modes where the digital  
inputs are enabled (Reset, Active mode and Idle mode).  
The simplest method to ensure a defined level of an unused pin, is to enable the internal pull-up.  
In this case, the pull-up will be disabled during reset. If low power consumption during reset is  
important, it is recommended to use an external pull-up or pull-down. Connecting unused pins  
directly to VCC or GND is not recommended, since this may cause excessive currents if the pin is  
accidentally configured as an output.  
Alternate Port  
Functions  
Most port pins have alternate functions in addition to being general digital I/Os. Figure 33 shows  
how the port pin control signals from the simplified Figure 30 can be overridden by alternate  
functions. The overriding signals may not be present in all port pins, but the figure serves as a  
generic description applicable to all port pins in the AVR microcontroller family.  
Figure 33. Alternate Port Functions(1)  
PUOExn  
PUOVxn  
1
PUD  
0
DDOExn  
DDOVxn  
1
Q
D
0
DDxn  
Q CLR  
WDx  
RDx  
PVOExn  
PVOVxn  
RESET  
1
0
Pxn  
Q
D
PORTxn  
Q CLR  
DIEOExn  
DIEOVxn  
SLEEP  
WPx  
RRx  
RESET  
1
0
SYNCHRONIZER  
RPx  
SET  
D
Q
D
L
Q
Q
PINxn  
CLR Q  
CLR  
clk I/O  
DIxn  
AIOxn  
PUOExn: Pxn PULL-UP OVERRIDE ENABLE  
PUOVxn: Pxn PULL-UP OVERRIDE VALUE  
DDOExn: Pxn DATA DIRECTION OVERRIDE ENABLE  
DDOVxn: Pxn DATA DIRECTION OVERRIDE VALUE  
PVOExn: Pxn PORT VALUE OVERRIDE ENABLE  
PVOVxn: Pxn PORT VALUE OVERRIDE VALUE  
PUD:  
WDx:  
RDx:  
RRx:  
WPx:  
RPx:  
PULLUP DISABLE  
WRITE DDRx  
READ DDRx  
READ PORTx REGISTER  
WRITE PORTx  
READ PORTx PIN  
I/O CLOCK  
DIEOExn: Pxn DIGITAL INPUT-ENABLE OVERRIDE ENABLE  
DIEOVxn: Pxn DIGITAL INPUT-ENABLE OVERRIDE VALUE  
clkI/O  
DIxn:  
AIOxn:  
:
DIGITAL INPUT PIN n ON PORTx  
ANALOG INPUT/OUTPUT PIN n ON PORTx  
SLEEP:  
SLEEP CONTROL  
Note:  
1. WPx, WDx, RLx, RPx, and RDx are common to all pins within the same port. clkI/O, SLEEP,  
and PUD are common to all ports. All other signals are unique for each pin.  
71  
2467P–AVR–08/07  
 复制成功!