欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA2560-16AU-SL383 参数 Datasheet PDF下载

ATMEGA2560-16AU-SL383图片预览
型号: ATMEGA2560-16AU-SL383
PDF下载: 下载PDF文件 查看货源
内容描述: [Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 16MHz, CMOS, PQFP100, 14 X 14 MM, 1 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, MS-026AED, TQFP-100]
分类和应用: 时钟微控制器
文件页数/大小: 448 页 / 7518 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第259页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第260页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第261页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第262页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第264页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第265页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第266页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第267页  
ATmega640/1280/1281/2560/2561  
Table 24-4. Status Codes for Slave Transmitter Mode  
Status Code  
(TWSR)  
Prescaler Bits  
are 0  
Application Software Response  
Status of the 2-wire Serial Bus and  
2-wire Serial Interface Hardware  
To TWCR  
To/from TWDR  
Load data byte or  
Load data byte  
STA  
X
STO  
0
TWINT  
1
TWEA  
0
Next Action Taken by TWI Hardware  
0xA8  
0xB0  
0xB8  
0xC0  
Own SLA+R has been received;  
ACK has been returned  
Last data byte will be transmitted and NOT ACK should  
be received  
X
0
1
1
Data byte will be transmitted and ACK should be re-  
ceived  
Arbitration lost in SLA+R/W as Load data byte or  
Master; own SLA+R has been  
X
X
0
0
1
1
0
1
Last data byte will be transmitted and NOT ACK should  
be received  
Data byte will be transmitted and ACK should be re-  
ceived  
received; ACK has been returned  
Load data byte  
Data byte in TWDR has been  
transmitted; ACK has been  
received  
Load data byte or  
Load data byte  
X
X
0
0
1
1
0
1
Last data byte will be transmitted and NOT ACK should  
be received  
Data byte will be transmitted and ACK should be re-  
ceived  
Data byte in TWDR has been  
transmitted; NOT ACK has been  
received  
No TWDR action or  
No TWDR action or  
0
0
0
0
1
1
0
1
Switched to the not addressed Slave mode;  
no recognition of own SLA or GCA  
Switched to the not addressed Slave mode;  
own SLA will be recognized;  
GCA will be recognized if TWGCE = “1”  
Switched to the not addressed Slave mode;  
no recognition of own SLA or GCA;  
a START condition will be transmitted when the bus  
becomes free  
No TWDR action or  
No TWDR action  
1
1
0
0
1
1
0
1
Switched to the not addressed Slave mode;  
own SLA will be recognized;  
GCA will be recognized if TWGCE = “1”;  
a START condition will be transmitted when the bus  
becomes free  
0xC8  
Last data byte in TWDR has been No TWDR action or  
0
0
0
0
1
1
0
1
Switched to the not addressed Slave mode;  
no recognition of own SLA or GCA  
Switched to the not addressed Slave mode;  
own SLA will be recognized;  
GCA will be recognized if TWGCE = “1”  
Switched to the not addressed Slave mode;  
no recognition of own SLA or GCA;  
a START condition will be transmitted when the bus  
becomes free  
transmitted (TWEA  
has been received  
= “0”); ACK  
No TWDR action or  
No TWDR action or  
1
1
0
0
1
1
0
1
No TWDR action  
Switched to the not addressed Slave mode;  
own SLA will be recognized;  
GCA will be recognized if TWGCE = “1”;  
a START condition will be transmitted when the bus  
becomes free  
263  
2549L–AVR–08/07  
 复制成功!