欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT89S53_00 参数 Datasheet PDF下载

AT89S53_00图片预览
型号: AT89S53_00
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器,带有12K字节的闪存 [8-bit Microcontroller with 12K Bytes Flash]
分类和应用: 闪存微控制器
文件页数/大小: 33 页 / 449 K
品牌: ATMEL [ ATMEL ]
 浏览型号AT89S53_00的Datasheet PDF文件第22页浏览型号AT89S53_00的Datasheet PDF文件第23页浏览型号AT89S53_00的Datasheet PDF文件第24页浏览型号AT89S53_00的Datasheet PDF文件第25页浏览型号AT89S53_00的Datasheet PDF文件第27页浏览型号AT89S53_00的Datasheet PDF文件第28页浏览型号AT89S53_00的Datasheet PDF文件第29页浏览型号AT89S53_00的Datasheet PDF文件第30页  
AC Characteristics  
Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other  
outputs = 80 pF.  
External Program and Data Memory Characteristics  
12MHz Oscillator  
Variable Oscillator  
Min Max  
24  
Symbol  
1/tCLCL  
tLHLL  
Parameter  
Min  
Max  
Units  
MHz  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Oscillator Frequency  
0
ALE Pulse Width  
127  
43  
2tCLCL - 40  
tCLCL - 13  
tCLCL - 20  
tAVLL  
Address Valid to ALE Low  
Address Hold after ALE Low  
ALE Low to Valid Instruction In  
ALE Low to PSEN Low  
PSEN Pulse Width  
tLLAX  
tLLIV  
48  
233  
4tCLCL - 65  
tLLPL  
43  
tCLCL - 13  
tPLPH  
tPLIV  
205  
3tCLCL - 20  
PSEN Low to Valid Instruction In  
Input Instruction Hold after PSEN  
Input Instruction Float after PSEN  
PSEN to Address Valid  
Address to Valid Instruction In  
PSEN Low to Address Float  
RD Pulse Width  
145  
59  
3tCLCL - 45  
tCLCL - 10  
tPXIX  
0
0
tPXIZ  
tPXAV  
tAVIV  
75  
tCLCL - 8  
312  
10  
5tCLCL - 55  
10  
tPLAZ  
tRLRH  
tWLWH  
tRLDV  
tRHDX  
tRHDZ  
tLLDV  
tAVDV  
tLLWL  
tAVWL  
tQVWX  
tQVWH  
tWHQX  
tRLAZ  
tWHLH  
400  
400  
6tCLCL - 100  
6tCLCL - 100  
WR Pulse Width  
RD Low to Valid Data In  
Data Hold after RD  
252  
5tCLCL - 90  
0
0
Data Float after RD  
97  
2tCLCL - 28  
8tCLCL - 150  
9tCLCL - 165  
3tCLCL + 50  
ALE Low to Valid Data In  
Address to Valid Data In  
ALE Low to RD or WR Low  
Address to RD or WR Low  
Data Valid to WR Transition  
Data Valid to WR High  
Data Hold after WR  
517  
585  
300  
200  
203  
23  
3tCLCL - 50  
4tCLCL - 75  
tCLCL - 20  
433  
33  
7tCLCL - 120  
tCLCL - 20  
RD Low to Address Float  
RD or WR High to ALE High  
0
0
43  
123  
tCLCL - 20  
tCLCL + 25  
AT89S53  
26  
 复制成功!