欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD7322 参数 Datasheet PDF下载

AD7322图片预览
型号: AD7322
PDF下载: 下载PDF文件 查看货源
内容描述: 软件可选的真双极性输入,双通道, 12位加符号位ADC [Software Selectable True Bipolar Input, 2-Channel, 12-Bit Plus Sign ADC]
分类和应用:
文件页数/大小: 18 页 / 844 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号AD7322的Datasheet PDF文件第1页浏览型号AD7322的Datasheet PDF文件第2页浏览型号AD7322的Datasheet PDF文件第3页浏览型号AD7322的Datasheet PDF文件第5页浏览型号AD7322的Datasheet PDF文件第6页浏览型号AD7322的Datasheet PDF文件第7页浏览型号AD7322的Datasheet PDF文件第8页浏览型号AD7322的Datasheet PDF文件第9页  
AD7322
Parameter
Reference Output Impedance
LOGIC INPUTS
Input High Voltage, V
INH
Input High Voltage, V
INL
Input Current, I
IN
Input Capacitance, C
IN3
LOGIC OUTPUTS
Output High Voltage, V
OH
Output Low Voltage, V
OL
Floating State Leakage Current
Floating State Output Capacitance
3
Output Coding
Specification
25
0.7*V
DRIVE
0.3*V
DRIVE
±1
10
Units
typ
V min
V max
µA max
pF max
Preliminary Technical Data
Test Conditions/Comments
V
IN
= 0V or V
CC
V
DRIVE
- 0.2V
0.4
±1
10
Straight
Natural
Binary
Two’s
Complement
800
150
150
1
4.75V/+16.5V
-4.75V/16.5V
2.7V / 5.25V
200
200
2
TBD
TBD
1.6
TBD
TBD
1
TBD
TBD
1
12
V min
V max
µA max
pF max
I
SOURCE
= 200 µA
I
SINK
= 200 µA
Coding bit set to 1 in Control Register
Coding bit set to 0 in Control Register
CONVERSION RATE
Conversion Time
Track-and-Hold Acquisition Time
Throughput Rate
POWER REQUIREMENTS
V
DD
V
SS
V
CC
Normal Mode
I
DD
I
SS
I
CC
Auto-Standby Mode
I
DD
I
SS
I
CC
Auto-Standby Mode
I
DD
I
SS
I
CC
Full Shutdown Mode
I
DD
I
SS
I
CC
POWER DISSIPATION
Normal Mode
ns max
ns max
ns max
MSPS max
V min/max
V min/max
V min/max
µA max
µA max
mA max
16 SCLK Cycles with SCLK = 20 MHz
Sine Wave Input
Full Scale Step input
See Serial Interface section
Digital Inputs = 0V or V
CC
See
See
See
F
SAMPLE
= TBD
µA max
µA max
mA typ
F
SAMPLE
= TBD
µA max
µA max
mA typ
µA max
µA max
µA max
mW max
SCLK On or Off
V
DD
= +5V, V
SS
= -5V, V
CC
= 5V,
NOTES
1
Temperature ranges as follows: -40°C to +85°C
2
See Terminology
3
Guaranteed by Characterization
Specifications subject to change without notice.
Rev. PrE | Page 4 of 18