欢迎访问ic37.com |
会员登录 免费注册
发布采购

90USB162-16MU 参数 Datasheet PDF下载

90USB162-16MU图片预览
型号: 90USB162-16MU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有ISP功能的Flash和USB控制器8 / 16K字节 [8-bit Microcontroller with 8/16K Bytes of ISP Flash and USB Controller]
分类和应用: 微控制器和处理器外围集成电路异步传输模式ATM时钟
文件页数/大小: 306 页 / 3584 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号90USB162-16MU的Datasheet PDF文件第2页浏览型号90USB162-16MU的Datasheet PDF文件第3页浏览型号90USB162-16MU的Datasheet PDF文件第4页浏览型号90USB162-16MU的Datasheet PDF文件第5页浏览型号90USB162-16MU的Datasheet PDF文件第7页浏览型号90USB162-16MU的Datasheet PDF文件第8页浏览型号90USB162-16MU的Datasheet PDF文件第9页浏览型号90USB162-16MU的Datasheet PDF文件第10页  
2.2.4
Port C (PC7..PC0)
Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The
Port C output buffers have symmetrical drive characteristics with both high sink and source
capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up
resistors are activated. The Port C pins are tri-stated when a reset condition becomes active,
even if the clock is not running.
Port C also serves the functions of various special features of the AT90USB82/162 as listed on
2.2.5
Port D (PD7..PD0)
Port D serves as analog inputs to the analog comparator.
Port D also serves as an 8-bit bi-directional I/O port, if the analog comparator is not used (con-
cerns PD2/PD1 pins). Port pins can provide internal pull-up resistors (selected for each bit). The
Port D output buffers have symmetrical drive characteristics with both high sink and source
capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up
resistors are activated. The Port D pins are tri-stated when a reset condition becomes active,
even if the clock is not running.
2.2.6
D-/SDATA
USB Full Speed Negative Data Upstream Port / Data port for PS/2
2.2.7
D+/SCK
USB Full Speed Positive Data Upstream Port / Clock port for PS/2
2.2.8
UGND
USB Ground.
2.2.9
UVCC
USB Pads Internal Regulator Input supply voltage.
2.2.10
UCAP
USB Pads Internal Regulator Output supply voltage. Should be connected to an external capac-
itor (1µF).
2.2.11
RESET/PC1/dW
Reset input. A low level on this pin for longer than the minimum pulse length will generate a
reset, even if the clock is not running. The minimum pulse length is given in
Shorter
pulses are not guaranteed to generate a reset. This pin alternatively serves as debugWire chan-
nel or as generic I/O. The configuration depends on the fuses RSTDISBL and DWEN.
XTAL1
Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
2.2.12
2.2.13
XTAL2/PC0
Output from the inverting Oscillator amplifier if enabled by Fuse. Also serves as a generic I/O.
6
AT90USB82/162
7707E–AVR–11/08