欢迎访问ic37.com |
会员登录 免费注册
发布采购

90S1200 参数 Datasheet PDF下载

90S1200图片预览
型号: 90S1200
PDF下载: 下载PDF文件 查看货源
内容描述: 8 -bit微控制器1K字节的系统内可编程闪存 [8-Bit Microcontroller with 1K bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 71 页 / 1365 K
品牌: ATMEL [ ATMEL ]
 浏览型号90S1200的Datasheet PDF文件第40页浏览型号90S1200的Datasheet PDF文件第41页浏览型号90S1200的Datasheet PDF文件第42页浏览型号90S1200的Datasheet PDF文件第43页浏览型号90S1200的Datasheet PDF文件第45页浏览型号90S1200的Datasheet PDF文件第46页浏览型号90S1200的Datasheet PDF文件第47页浏览型号90S1200的Datasheet PDF文件第48页  
Serial Downloading  
Both the program and data memory arrays can be programmed using the SPI bus while  
RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and  
MISO (output) (see Figure 34). After RESET is set low, the Programming Enable  
instruction needs to be executed first before program/erase instructions can be  
executed.  
Figure 34. Serial Programming and Verify  
2.7 - 6.0V  
AT90S1200  
GND  
VCC  
PB7  
PB6  
RESET  
SCK  
MISO  
MOSI  
PB5  
CLOCK INPUT  
XTAL1  
GND  
Note:  
If the device is clocked by the Internal Oscillator, it is no need to connect a clock source  
to the XTAL1 pin  
For the EEPROM, an auto-erase cycle is provided within the self-timed write instruction  
and there is no need to first execute the Chip Erase instruction. The Chip Erase instruc-  
tion turns the content of every memory location in both the Program and EEPROM  
arrays into $FF.  
The program and EEPROM memory arrays have separate address spaces: $0000 to  
$01FF for Flash program memory and $000 to $03F for EEPROM data memory.  
Either an external system clock is supplied at pin XTAL1 or a crystal needs to be con-  
nected across pins XTAL1 and XTAL2. The minimum low and high periods for the Serial  
Clock (SCK) input are defined as follows:  
Low: > 1 XTAL1 clock cycle  
High: > 4 XTAL1 clock cycles  
Serial Programming  
Algorithm  
When writing serial data to the AT90S1200, data is clocked on the rising edge of SCK.  
When reading data from the AT90S1200, data is clocked on the falling edge of SCK.  
See Figure 35 and Table 20 for timing details.  
To program and verify the AT90S1200 in the Serial Programming mode, the following  
sequence is recommended (See 4-byte instruction formats in Table 17):  
1. Power-up sequence:  
Apply power between VCC and GND while RESET and SCK are set to 0. If a crys-  
tal is not connected across pins XTAL1 and XTAL2 or the device is not running from  
the Internal RC Oscillator, apply a clock signal to the XTAL1 pin. If the programmer  
can not guarantee that SCK is held low during power-up, RESET must be given a  
positive pulse after SCK has been set to 0.  
2. Wait for at least 20 ms and enable serial programming by sending the Program-  
ming Enable serial instruction to the MOSI (PB5) pin.  
44  
AT90S1200  
0838HAVR03/02  
 复制成功!