欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-9760702MYA 参数 Datasheet PDF下载

5962-9760702MYA图片预览
型号: 5962-9760702MYA
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microprocessor, 32-Bit, 33MHz, CMOS, CQFP240, CERAMIC, LCC-240]
分类和应用: 时钟外围集成电路
文件页数/大小: 83 页 / 999 K
品牌: ATMEL [ ATMEL ]
 浏览型号5962-9760702MYA的Datasheet PDF文件第45页浏览型号5962-9760702MYA的Datasheet PDF文件第46页浏览型号5962-9760702MYA的Datasheet PDF文件第47页浏览型号5962-9760702MYA的Datasheet PDF文件第48页浏览型号5962-9760702MYA的Datasheet PDF文件第50页浏览型号5962-9760702MYA的Datasheet PDF文件第51页浏览型号5962-9760702MYA的Datasheet PDF文件第52页浏览型号5962-9760702MYA的Datasheet PDF文件第53页  
TS68EN360  
7.12 IDMA AC Electrical Specifications  
Table 7-11. GND = 0 VDC, TC = -55 to +125°C.The electrical specifications in this document are preliminary  
(See Figure 7-35 and Figure 7-36)  
25.0 MHz  
33.34 MHz  
Number Characteristic  
Min  
Max  
24  
Min  
Max  
18  
Unit  
ns  
1
CLKO1 Low to DACK, DONE Asserted  
3
3
3
3
2
CLKO1 Low to DACK, DONE Negated  
24  
18  
ns  
3(1)  
4(1)  
5(1)  
6
DREQx Asserted to AS Asserted (for DMA Bus Cycle)  
Asynchronous Input Setup Time to CLKO1 Low  
Asynchronous Input Hold Time from CLKO1 Low  
AS to DACK Assertion Skew  
3tcyc + tAIST + tCLSA  
12  
0
9
0
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
clk  
0
20  
8
0
15  
6
7
DACK to DONE Assertion Skew  
-8  
70  
28  
5
-6  
8
AS, DACK, DONE Width Asserted  
52.5  
20.5  
4
8A  
AS, DACK, DONE Width Asserted (Fast Termination Cycle)  
Asynchronous Input Setup Time to CLKO1 Low  
Asynchronous Input Hold Time from CLKO1 Low  
DREQ Input Setup Time to CLKO1 Low  
DREQ Input Hold Time from CLKO1 Low  
DONE Input Setup Time to CLKO1 Low  
DONE Input Hold Time From CLKO1 Low  
DREQ Asserted to AS Asserted  
10(1)  
11(1)  
12(2)  
13(2)  
14(2)  
15(2)  
16(2)  
10  
20  
5
7.5  
15  
3.75  
15  
3.75  
2
20  
5
2
Notes: 1. These specifications are for asynchronous mode.  
2. These specifications are for synchronous mode.  
49  
2113B–HIREL–06/05  
 复制成功!