TS68EN360
Figure 7-1. Drive Levels and Test Points For AC Specifications
2.0V
2.0V
0.8V
CLKOUT
0.8V
A
B
2.0V
0.8V
2.0V
0.8V
(1)
(2)
VALID
OUTPUT
VALID
OUTPUT
OUTPUTS
OUTPUTS
A
n
n + 1
B
2.0V
0.8V
2.0V
0.8V
VALID
OUTPUT
VALID
OUTPUT
n
n+1
C
D
2.0V
0.8V
2.0V
0.8V
VALID
INPUT
(3)
INPUTS
C
D
DRIVE
2.0V
0.8V
2.0V
0.8V
TO 2.4V
VALID
INPUT
(4)
(5)
INPUTS
DRIVE
TO 0.5V
2.0V
0.8V
ALL SIGNALS
E
F
2.0V
0.8V
Notes: 1. This output timing is applicable to all parameters specified relative to the rising edge of the clock
2. This output timing is applicable to all parameters specified relative to the falling edge of the clock
3. This input timing is applicable to all parameters specified relative to the rising edge of the clock
4. This input timing is applicable to all parameters specified relative to the falling edge of the clock
5. This timing is applicable to all parameters specified relative to the assertion/negation of another signal
Legend:
a) Maximum output delay specification
b) Minimum output hold time
c) Minimum input setup time specification
d) Minimum input hold time specification
e) Signal valid to signal valid specification (maximum or minimum)
f) Signal valid to signal invalid specification (maximum or minimum)
15
2113B–HIREL–06/05
ATMEL [ ATMEL ]
