欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-9317702VTC 参数 Datasheet PDF下载

5962-9317702VTC图片预览
型号: 5962-9317702VTC
PDF下载: 下载PDF文件 查看货源
内容描述: [FIFO, 16KX9, 30ns, Asynchronous, CMOS, DIP-28]
分类和应用: 时钟ATM异步传输模式先进先出芯片内存集成电路
文件页数/大小: 20 页 / 1496 K
品牌: ATMEL [ ATMEL ]
 浏览型号5962-9317702VTC的Datasheet PDF文件第4页浏览型号5962-9317702VTC的Datasheet PDF文件第5页浏览型号5962-9317702VTC的Datasheet PDF文件第6页浏览型号5962-9317702VTC的Datasheet PDF文件第7页浏览型号5962-9317702VTC的Datasheet PDF文件第9页浏览型号5962-9317702VTC的Datasheet PDF文件第10页浏览型号5962-9317702VTC的Datasheet PDF文件第11页浏览型号5962-9317702VTC的Datasheet PDF文件第12页  
Bi-directional Mode  
Applications which require data buffering between two systems (each system being  
capable of Read and Write operations) can be created by coupling M67206F as shown  
in Figure 6. Care must be taken to ensure that the appropriate flag is monitored by each  
system (i.e. FF is monitored on the device on which W is in use; EF is monitored on the device  
on which R is in use). Both Depth Expansion and Width Expansion may be used in this mode.  
Data Flow – Through  
Modes  
Two types of flow-through modes are permitted: a read flow-through and a write flow-  
through mode. In the read flow-through mode (Figure 17) the FIFO stack allows a single  
word to be read after one word has been written to an empty FIFO stack. The data is  
enabled on the bus at (tWEF + tA) ns after the leading edge of W which is known as the  
first write edge and remains on the bus until the R line is raised from low to high, after which the  
bus will go into a three-state mode after tRHZ ns. The EF line will show a pulse indicating tem-  
porary reset and then will be set. In the interval in which R is low, more words may be written to  
the FIFO stack (the subsequent writes after the first write edge will reset the Empty Flag); how-  
ever, the same word (written on the first write edge) presented to the output bus as the read  
pointer will not be incremented if R is low. On toggling R, the remaining words written to the  
FIFO will appear on the output bus in accordance with the read cycle timings.  
In the write flow-through mode (Figure 18), the FIFO stack allows a single word of data  
to be written immediately after a single word of data has been read from a full FIFO  
stack. The R line causes the FF to be reset, but the W line, being low, causes it to be set again  
in anticipation of a new data word. The new word is loaded into the FIFO stack on the leading  
edge of W. The W line must be toggled when FF is not set in order to write new data into the  
FIFO stack and to increment the write pointer.  
Figure 4. Block Diagram of 49152 bits × 9 FIFO Memory (Depth Expansion)  
8
M67206F  
4143F–AERO–06/02  
 
 复制成功!