欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-8984115LA 参数 Datasheet PDF下载

5962-8984115LA图片预览
型号: 5962-8984115LA
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能的电可擦除可编程逻辑器件 [High-performance Electrically Erasable Programmable Logic Device]
分类和应用: 可编程逻辑器件
文件页数/大小: 22 页 / 1912 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号5962-8984115LA的Datasheet PDF文件第3页浏览型号5962-8984115LA的Datasheet PDF文件第4页浏览型号5962-8984115LA的Datasheet PDF文件第5页浏览型号5962-8984115LA的Datasheet PDF文件第6页浏览型号5962-8984115LA的Datasheet PDF文件第8页浏览型号5962-8984115LA的Datasheet PDF文件第9页浏览型号5962-8984115LA的Datasheet PDF文件第10页浏览型号5962-8984115LA的Datasheet PDF文件第11页  
Atmel ATF22V10C(Q)
4.7
Power-up Reset
The registers in the Atmel
®
ATF22V10Cs are designed to reset during power-up. At a point delayed slightly from
V
CC
crossing V
RST
, all registers will be reset to the low state. The output state will depend on the polarity of the
output buffer.
This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the
uncertainty of how V
CC
actually rises in the system, the following conditions are required:
1. The V
CC
rise must be monotonic, and starts below 0.7V
2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high
3. The clock must remain stable during t
PR
Figure 4-1.
Power-up Reset Timing
V
R
ST
POWER
t
PR
REGISTERED
OUTPUTS
t
W
CLOCK
t
S
4.8
Preload of Registered Outputs
The ATF22V10C registers are provided with circuitry to allow loading of each register with either a high or a low.
This feature will simplify testing since any state can be forced into the registers to control test sequencing. A
JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC
file preload sequence will be done automatically by most of the approved programmers after the programming.
5.
Electronic Signature Word
There are 64-bits of programmable memory that are always available to the user, even if the device is secured.
These bits can be used for user-specific data.
6.
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF22V10C fuse patterns. Once programmed,
fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.
The security fuse should be programmed last, as its effect is immediate.
7.
Programming/Erasing
Programming/erasing is performed using standard PLD programmers. See “CMOS PLD Programming Hardware
and Software Support” for information on software/programming.
Table 7-1.
Parameter
t
PR
V
RST
Programming/Erasing
Description
Power-up Reset Time
Power-up Reset Voltage
Typ
600
3.8
Max
1,000
4.5
Units
ns
V
7
0735U–PLD–7/10