欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-8956809VTC 参数 Datasheet PDF下载

5962-8956809VTC图片预览
型号: 5962-8956809VTC
PDF下载: 下载PDF文件 查看货源
内容描述: 弧度。宽容高速4 KB ×9并行FIFO [Rad. Tolerant High Speed 4 Kb x 9 Parallel FIFO]
分类和应用: 存储先进先出芯片
文件页数/大小: 20 页 / 1848 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号5962-8956809VTC的Datasheet PDF文件第2页浏览型号5962-8956809VTC的Datasheet PDF文件第3页浏览型号5962-8956809VTC的Datasheet PDF文件第4页浏览型号5962-8956809VTC的Datasheet PDF文件第5页浏览型号5962-8956809VTC的Datasheet PDF文件第6页浏览型号5962-8956809VTC的Datasheet PDF文件第7页浏览型号5962-8956809VTC的Datasheet PDF文件第8页浏览型号5962-8956809VTC的Datasheet PDF文件第9页  
Features
First-in First-out Dual Port Memory
4096-bit x 9 Organization
Fast Flag and Access Times: 15, 30 ns
Wide Temperature Range: -55°C to +125°C
Fully Expandable by Word Width or Depth
Asynchronous Read/Write Operations
Empty, Full and Half Flags in Single Device Mode
Retransmit Capability
Bi-directional Applications
Battery Backup Operation: 2V Data Retention
TTL Compatible
Single 5V ± 10% Power Supply
No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm
2
Tested up to a Total Dose of 30 krads (Si) according to MIL STD 883 Method 1019
Quality grades : QML Q and V with SMD 5962-89568 and ESCCwith specification
9301/049
Rad. Tolerant
High Speed
4 Kb x 9
Parallel FIFO
M67204H
Description
The M67204H implements a first-in first-out algorithm, featuring asynchronous
read/write operations. The FULL and EMPTY flags prevent data overflow and under-
flow. The expansion logic allows unlimited expansion in word size and depth with no
timing penalties. Twin address pointers automatically generate internal read and write
addresses, and no external address information is required for the Atmel FIFOs.
address pointers are automatically incremented with the write pin and read pin. The 9
bits wide data are used in data communications applications where a parity bit for
error checking is necessary. The retransmit pin reset the read pointer to zero without
affecting the write pointer. This is very useful for retransmitting data when an error is
detected in the system.
Using an array of eight transistors (8T) memory cell, the M67204H combines an
extremely low standby supply current (typ = 0.1 µA) with a fast access time at 15 ns
over the full temperature range. All versions offer battery backup data retention capa-
bility with a typical power consumption at less than 2 µW.
The M67204H is processed according to the methods of the latest revision of the MIL
PRF 38535 (Q and V) or ESCC 9000.
4141J–AERO–04/07