欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-0324601QXC 参数 Datasheet PDF下载

5962-0324601QXC图片预览
型号: 5962-0324601QXC
PDF下载: 下载PDF文件 查看货源
内容描述: 低压抗辐射的32位SPARC嵌入式处理器 [Low-Voltage Rad-Hard 32-bit SPARC Embedded Processor]
分类和应用: 微控制器和处理器外围集成电路微处理器异步传输模式ATM时钟
文件页数/大小: 42 页 / 3365 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号5962-0324601QXC的Datasheet PDF文件第1页浏览型号5962-0324601QXC的Datasheet PDF文件第2页浏览型号5962-0324601QXC的Datasheet PDF文件第4页浏览型号5962-0324601QXC的Datasheet PDF文件第5页浏览型号5962-0324601QXC的Datasheet PDF文件第6页浏览型号5962-0324601QXC的Datasheet PDF文件第7页浏览型号5962-0324601QXC的Datasheet PDF文件第8页浏览型号5962-0324601QXC的Datasheet PDF文件第9页  
TSC695FL
Signal
OE
BUFFEN
DDIR
DDIR
IOSEL[3:0]
IOWR
EXMCS
BUSRDY
BUSERR
DMAREQ
DMAGNT
DMAAS
DRDY
IUERR
CPUHALT
SYSERR
SYSHALT
SYSAV
NOPAR
INULL
INST
FLUSH
DIA
RTC
RxA/RxB
TxA/TxB
GPI[7:0]
GPIINT
EXTINT[4:0]
EXTINTACK
IWDE
EWDINT
WDCLK
CLK2
SYSCLK
RESET
SYSRESET
TMODE[1:0]
DEBUG
TCK
TRST
TMS
TDI
TDO
VCCI/VSSI
VCCO/VSSO
Type
O
O
O
O
O
O
O
I
I
I
O
I
O
O
O
O
I
O
I
O
O
O
O
O
I
O
I/O
O
I
O
I
I
I
I
O
O
I
I
I
I
I
I
I
O
Low
High
Low
Low
High
High
High
High
Active
Low
Low
High
Low
Low
Low
Low
Low
Low
Low
Low
High
Low
Low
Low
Low
Low
High
Low
High
High
High
High
High
Description
Memory output enable
Data buffer enable
Data buffer direction
Data buffer direction
I/O chip select
I/O and exchange memory write strobe
Exchange memory chip select
Bus ready
Bus error
DMA request
DMA grant
DMA address strobe
Data ready during DMA access
IU error
Processor (IU & FPU) halt and freeze
System error
System halt
System availability
No parity
Integer unit nullify cycle
Instruction fetch
FPU instruction flush
Delay instruction annulled
Real Time Clock Counter output
Receive data UART ’A’ and ’B’
Transmit data UART ’A’ and ’B’
GPI input/output
GPI interrupt
External interrupt
External interrupt acknowledge
Internal watch dog enable
External watch dog input interrupt
Watch dog clock
Double frequency clock
System clock
Output reset
System input reset
Factory test mode
Software debug mode
Test (JTAG) clock
Test (JTAG) reset
Test (JTAG) mode select
Test (JTAG) data input
Test (JTAG) data output
Main internal power
Output driver power
Output buffer: 400 pF
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Used to check the execute
stage of IU
instruction pipeline
-
Input trigger
-
Input trigger
-
Input trigger
-
-
Input trigger
-
-
-
-
Input trigger
Functional mode=00
-
-
pull-up
37 kΩ
pull-up
37 kΩ
pull-up
37 kΩ
-
-
-
Note:
If not specified, the output buffer type is 150 pF, the input buffer type is TTL.
3
4204C–AERO–05/05