欢迎访问ic37.com |
会员登录 免费注册
发布采购

24C256 参数 Datasheet PDF下载

24C256图片预览
型号: 24C256
PDF下载: 下载PDF文件 查看货源
内容描述: 2线串行EEPROM [2-Wire Serial EEPROMs]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 15 页 / 228 K
品牌: ATMEL [ ATMEL ]
 浏览型号24C256的Datasheet PDF文件第1页浏览型号24C256的Datasheet PDF文件第3页浏览型号24C256的Datasheet PDF文件第4页浏览型号24C256的Datasheet PDF文件第5页浏览型号24C256的Datasheet PDF文件第6页浏览型号24C256的Datasheet PDF文件第7页浏览型号24C256的Datasheet PDF文件第8页浏览型号24C256的Datasheet PDF文件第9页  
Absolute Maximum Ratings*  
*NOTICE:  
Stresses beyond those listed under “Absolute  
Maximum Ratings” may cause permanent dam-  
age to the device. This is a stress rating only and  
functional operation of the device at these or any  
other conditions beyond those indicated in the  
operational sections of this specification is not  
implied. Exposure to absolute maximum rating  
conditions for extended periods may affect device  
reliability.  
Operating Temperature.................................. -55°C to +125°C  
Storage Temperature..................................... -65°C to +150°C  
Voltage on Any Pin  
with Respect to Ground.....................................-1.0V to +7.0V  
Maximum Operating Voltage........................................... 6.25V  
DC Output Current........................................................ 5.0 mA  
Block Diagram  
Pin Description  
SERIAL CLOCK (SCL): The SCL input is used to positive  
edge clock data into each EEPROM device and negative  
edge clock data out of each device.  
WRITE PROTECT (WP): The write protect input, when tied  
to GND, allows normal write operations. When WP is tied  
high to VCC, all write operations to the memory are inhib-  
ited. If left unconnected, WP is internally pulled down to  
GND. Switching WP to VCC prior to a write operation cre-  
ates a software write protect function.  
SERIAL DATA (SDA): The SDA pin is bidirectional for  
serial data transfer. This pin is open-drain driven and may  
be wire-ORed with any number of other open-drain or open  
collector devices.  
Memory Organization  
DEVICE/PAGE ADDRESSES (A1, A0): The A1 and A0  
pins are device address inputs that are hardwired or left not  
connected for hardware compatibility with AT24C32/64.  
When the pins are hardwired, as many as four 128K/256K  
devices may be addressed on a single bus system (device  
addressing is discussed in detail under the Device  
Addressing section). When the pins are not hardwired, the  
default A1 and A0 are zero.  
AT24C128/256, 128K/256K SERIAL EEPROM: The  
128K/256K is internally organized as 256/512 pages of 64-  
bytes each. Random word addressing requires a 14/15-bit  
data word address.  
AT24C128/256  
2
 复制成功!