PRODUCT DATASHEET
AAT2608A
TM
BatteryManager
8 Channel LDO with DC/DC Converter
The maximum input capacitor RMS current is:
In applications where the input power source lead induc-
tance cannot be reduced to a level that does not affect
the converter performance, a high ESR tantalum or alu-
minum electrolytic should be placed in parallel with the
low ESR, ESL bypass ceramic. This dampens the high Q
network and stabilizes the system.
VO
VIN
VO
VIN
IRMS = IO ·
· 1 -
The input capacitor RMS ripple current varies with the
input and output voltage and will always be less than or
equal to half of the total DC load current.
Output Capacitor
The output capacitor limits the output ripple and pro-
vides holdup during large load transitions. A 10ꢀF to
22ꢀF X5R or X7R ceramic capacitor typically provides
sufficient bulk capacitance to stabilize the output during
large load transitions and has the ESR and ESL charac-
teristics necessary for low output ripple; see Table 2 for
suggested capacitor components
VO
VIN
VO
VIN
1
2
· 1 -
=
D · (1 - D) = 0.52 =
For VIN = 2 * VO
IO
=
IRMS
The output voltage droop due to a load transient is
dominated by the capacitance of the ceramic output
capacitor. During a step increase in load current, the
ceramic output capacitor alone supplies the load current
until the loop responds. Within several switching cycles,
the loop responds and the inductor current increases to
match the load current demand. The relationship of the
output voltage droop during the several switching cycles
to the output capacitance can be estimated by:
2
VO
VIN
VO
VIN
·
1 -
The term
appears in both the input voltage
ripple and input capacitor RMS current equations and is
a maximum when VO is twice VCC. This is why the input
voltage ripple and the input capacitor RMS current ripple
are a maximum at 50% duty cycle.
The input capacitor provides a low impedance loop for
the edges of pulsed current drawn by the AAT2608A
step-down switching regulators. Low ESR/ESL X7R and
X5R ceramic capacitors are ideal for this function. To
minimize stray inductance, the capacitor should be
placed as closely as possible to the IC. This keeps the
high frequency content of the input current localized,
minimizing EMI and input voltage ripple.
3 · ΔILOAD
COUT
=
V
DROOP · FS
Once the average inductor current increases to the DC
load level, the output voltage recovers. The above equa-
tion establishes a limit on the minimum value for the
output capacitor with respect to load transients.
A laboratory test set-up typically consists of two long
wires running from the bench power supply to the evalu-
ation board input voltage pins. The inductance of these
wires, along with the low-ESR ceramic input capacitor,
can create a high Q network that may affect converter
performance. This problem often becomes apparent in
the form of excessive ringing in the output voltage dur-
ing load transients. Errors in the loop phase and gain
measurements can also result.
The internal voltage loop compensation also limits the
minimum output capacitor value to 10ꢀF. This is due to
its effect on the loop crossover frequency (bandwidth),
phase margin, and gain margin. Increased output capac-
itance will reduce the crossover frequency with greater
phase margin.
The maximum output capacitor RMS ripple current is
given by:
Since the inductance of a short PCB trace feeding the
input voltage is significantly lower than the power leads
from the bench power supply, most applications do not
exhibit this problem.
1
VOUT · (VIN(MAX) - VOUT
L · FS · VIN(MAX)
)
IRMS(MAX)
=
·
2 · 3
Dissipation due to the RMS current in the ceramic output
capacitor ESR is typically minimal, resulting in less than
a few degrees rise in hot-spot temperature.
w w w . a n a l o g i c t e c h . c o m
12
2608A.2010.05.1.2
ANALOGICTECH [ ADVANCED ANALOGIC TECHNOLOGIES ]
