欢迎访问ic37.com |
会员登录 免费注册
发布采购

AAT1210IRN-0.6-T1 参数 Datasheet PDF下载

AAT1210IRN-0.6-T1图片预览
型号: AAT1210IRN-0.6-T1
PDF下载: 下载PDF文件 查看货源
内容描述: 高功率DC / DC升压转换器具有可选的动态电压编程 [High Power DC/DC Boost Converter with Optional Dynamic Voltage Programming]
分类和应用: 转换器开关升压转换器
文件页数/大小: 23 页 / 712 K
品牌: ANALOGICTECH [ ADVANCED ANALOGIC TECHNOLOGIES ]
 浏览型号AAT1210IRN-0.6-T1的Datasheet PDF文件第1页浏览型号AAT1210IRN-0.6-T1的Datasheet PDF文件第3页浏览型号AAT1210IRN-0.6-T1的Datasheet PDF文件第4页浏览型号AAT1210IRN-0.6-T1的Datasheet PDF文件第5页浏览型号AAT1210IRN-0.6-T1的Datasheet PDF文件第6页浏览型号AAT1210IRN-0.6-T1的Datasheet PDF文件第7页浏览型号AAT1210IRN-0.6-T1的Datasheet PDF文件第8页浏览型号AAT1210IRN-0.6-T1的Datasheet PDF文件第9页  
High Power DC/DC Boost Converter
with Optional Dynamic Voltage Programming
Pin Descriptions
Pin #
1, 2
3
AAT1210
Symbol
LIN
FB1
Function
Switched power input. Connect to the power inductor.
Feedback pin for high output voltage set point. Pin set to 1.2V when SEL is high and
disabled when SEL is low. Disabled with S
2
Cwire control. Tie directly to FB2 pin for
static (fixed) output voltage.
Feedback pin for low output voltage set point. Pin set to 0.6V when SEL is low and
disabled when SEL is high. Voltage is set from 0.6V to 1.2V with S
2
Cwire control. Tie
directly to FB1 pin for static (fixed) output voltage.
Ground pin.
Power ground for the boost converter; connected to the source of the N-channel MOSFET.
Connect to the input and output capacitor return.
Boost converter switching node. Connect the power inductor between this pin and the
LIN pin.
No connection.
Input voltage for the converter. Connect this pin directly to the VP pin.
Logic high selects FB1 high output reference. Logic low selects FB2 low output reference.
Pull low for S
2
Cwire control.
Active high enable pin. Alternately, input pin for S
2
Cwire control using the FB2 reference.
Input power pin; connected internally to the source of the P-channel MOSFET. Connect
externally to the input capacitor(s).
Exposed paddle (bottom). Connected internally to the SW pins. Can be tied to bottom
side PCB heat sink to optimize thermal performance.
4
FB2
5
6, 7, 8
9, 10
11
12
13
14
15, 16
EP
GND
PGND
SW
N/C
VIN
SEL
EN/SET
VP
Pin Configuration
TDFN34-16
(Top View)
LIN
LIN
FB1
FB2
GND
PGND
PGND
PGND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VP
VP
EN/SET
SEL
VIN
N/C
SW
SW
2
1210.2007.02.1.2