欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS1915SF-T 参数 Datasheet PDF下载

AS1915SF-T图片预览
型号: AS1915SF-T
PDF下载: 下载PDF文件 查看货源
内容描述: 双电压微处理器监控电路,带有手动复位和看门狗 [Dual-Voltage Microprocessor Supervisory Circuits with Manual Reset and Watchdog]
分类和应用: 微处理器光电二极管监控输入元件
文件页数/大小: 15 页 / 384 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号AS1915SF-T的Datasheet PDF文件第6页浏览型号AS1915SF-T的Datasheet PDF文件第7页浏览型号AS1915SF-T的Datasheet PDF文件第8页浏览型号AS1915SF-T的Datasheet PDF文件第9页浏览型号AS1915SF-T的Datasheet PDF文件第11页浏览型号AS1915SF-T的Datasheet PDF文件第12页浏览型号AS1915SF-T的Datasheet PDF文件第13页浏览型号AS1915SF-T的Datasheet PDF文件第14页  
AS1910 - AS1915  
Data Sheet - Detailed Description  
Watchdog Input  
The integrated watchdog feature can be used to monitor processor activity via pin WDI, and can detect pulses as short  
as 50ns. The watchdog requires that the processor toggle the watchdog logic input at regular intervals, within a speci-  
fied minimum timeout period (1.5s, typ). A reset is asserted for the reset timeout period. As long as reset is asserted,  
the timer remains cleared and is not incremented. When reset is deasserted, the watchdog timer starts counting  
(Figure 11).  
Note: The watchdog timer can be cleared with a reset pulse or by toggling WDI.  
Figure 13. Watchdog Timing Relationship  
VCC  
tRST  
RESETN  
WDI  
tRP  
tRP  
tWD  
The RESET signal is the inverse of the RESETN signal.  
The watchdog is internally driven low during most (87.5%) of the watchdog timeout period (see tWD on page 6) and  
high for the rest of the watchdog timeout period. When pin WDI is left unconnected, this internal driver clears the  
watchdog timer every 1.4s. When WDI is tri-stated or is not connected, the maximum allowable leakage current is  
10µA and the maximum allowable load capacitance is 200pF.  
Note: The watchdog function can be disabled by leaving pin WDI unconnected or connecting it to a tri-state output  
buffer.  
Manual Reset Input  
The active-low pin MRN is used to force a manual reset. This input can be driven by CMOS logic levels or with open-  
drain collector outputs.  
Pulling MRN low asserts a reset which will remain asserted as long as MRN is kept low, and for the timeout period (see  
tRP on page 5) after MRN goes high (140ms min). The manual reset circuitry has an internal 50kΩ pullup resistor, thus  
it can be left open if not used.  
To create a manual-reset circuit, connect a normally open momentary switch from pin MRN to GND (see Figure 1 on  
page 1); external debounce circuitry is not required in this configuration.  
If MRN is driven via long cables or the device is used in a noisy environment, a 0.1µF capacitor between pin MRN and  
GND will provide additional noise immunity.  
www.austriamicrosystems.com  
Revision 1.00  
10 - 15