欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS1530_1 参数 Datasheet PDF下载

AS1530_1图片预览
型号: AS1530_1
PDF下载: 下载PDF文件 查看货源
内容描述: 12位,单电源,低功耗, 400 /高达300ksps , 8通道A / D转换器 [12-Bit, Single-Supply, Low-Power, 400/300ksps, 8-Channel A/D Converters]
分类和应用: 转换器
文件页数/大小: 29 页 / 1091 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号AS1530_1的Datasheet PDF文件第19页浏览型号AS1530_1的Datasheet PDF文件第20页浏览型号AS1530_1的Datasheet PDF文件第21页浏览型号AS1530_1的Datasheet PDF文件第22页浏览型号AS1530_1的Datasheet PDF文件第24页浏览型号AS1530_1的Datasheet PDF文件第25页浏览型号AS1530_1的Datasheet PDF文件第26页浏览型号AS1530_1的Datasheet PDF文件第27页  
AS1530/AS1531  
Data Sheet - Application Information  
9 Application Information  
Initialization  
When power is first applied to the AS1530/AS1531 internal power-on reset circuitry sets the devices for normal opera-  
tion. At this point, the devices can perform data conversions with CSN held low.  
Note: The device requires 10µs after the power supplies stabilize; no conversions should be initiated during this time.  
The digital output at pin DOUT will be all 0s until an analog-to-digital conversion is initiated.  
Serial Interface  
The AS1530/AS1531 fully support SPI, QSPI, and Microwire interfaces. For SPI, select the correct clock polarity and  
sampling edge in the SPI control registers (set CPOL = 0 and CPHA = 0).  
Note: Microwire, SPI, and QSPI all transmit a byte and receive a byte at the same time.  
Using the circuit shown in Figure 33 on page 24, the simplest software interface requires only three 8-bit transfers to  
perform a conversion (one 8-bit transfer to configure the AS1530/AS1531, and two more 8-bit transfers to clock out the  
12-bit conversion result).  
Serial Interface Configuration  
The following steps describe how to configure the serial interface:  
1. Confirm that the CPU serial interface is in master mode (so the CPU generates the serial clock).  
2. Choose a clock frequency from 500kHz to 6.4MHz (AS1530) or 4.8MHz (AS1531).  
3. Set up the control byte and call it TB1. TB1 should be in the format 1XXXXXXX binary, where the Xs indicate the  
selected channel, conversion mode, and power mode.  
4. Use a general-purpose I/O line on the CPU to pull CSN low.  
5. Transmit TB1 and simultaneously receive a byte (RB1). Ignore this byte.  
6. Transmit a byte of all zeros ($00h) and simultaneously receive byte RB2.  
7. Transmit a byte of all zeros ($00h) and simultaneously receive byte RB3.  
8. Pull CSN high.  
Bytes RB2 and RB3 (see Figure 21 on page 17) contain the results of the conversion, padded with three leading zeros  
and one trailing zero. The total conversion time is a function of the serial-clock frequency and the amount of idle time  
between 8-bit transfers. To avoid excessive track/hold droop, make sure the total conversion time does not exceed  
120µs.  
www.austriamicrosystems.com  
Revision 1.02  
23 - 29  
 复制成功!