AS1353/AS1356
Data Sheet
- P i n o u t
4 Pinout
Pin Assignments
Figure 2. Pin Assignments (Top View)
SHDNM
3
4 BP
SHDNM
3
Pin Descriptions
Pin Number
1
2
3
4
5
Table 1. AS1353 Pin Descriptions
Table 2. AS1356 Pin Descriptions
Pin Number
1
Te
c
www.austriamicrosystems.com
hn
ic a
al m
co s
A
nt G
en
ts
til
Pin Name
IN
Description
GND
SHDNM
BP
OUT
Pin Name
IN
Description
2
3
GND
SHDNM
4
POK
5
OUT
Revision 1.03
LDO Input.
Supply voltage can range from 2.5 to 5.5V. Bypass with a 1µF
capacitor to GND (see Capacitor Selection and Regulator Stability on page 10).
Ground.
This pin also functions as a heat sink. Solder to a large pad or the
circuit-board ground plane to maximize power dissipation.
Active-Low Shutdown Input.
A logic low reduces the supply current to < 1µA.
Note:
Connect to IN for normal operation.
Reference-Noise Bypass.
Bypass with a low-leakage, 0.01µF ceramic
capacitor for reduced noise at the output.
LDO Output.
Fixed 1.5, 2.5, 2.7, 3.0, 3.3, and 3.6V output. Sources up to
150mA.
LDO Input.
Input voltage can range from 2.5 to 5.5V. Bypass with 1µF to GND
Ground.
This pin also functions as a heat sink. Solder to a large pad or the
circuit-board ground plane to maximize power dissipation.
Active-Low Shutdown Input.
A logic low reduces the supply current to < 1µA.
Note:
Connect to pin IN for normal operation.
Power-OK Output.
Active-low, open-drain output indicates an out-of-regulation
condition. Connect a 100kΩ pull-up resistor to pin OUT for logic levels.
Note:
Leave this pin unconnected if the power-OK feature is not used.
LDO Output.
Fixed 1.5, 2.5, 2.7, 3.0, 3.3, and 3.6V output. Sources up to
150mA.
lv
4 POK
al
2 - 13
GND 2
AS1353
GND 2
AS1356
id
IN 1
5 OUT
IN 1
5 OUT