欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS1323-BTTT-33 参数 Datasheet PDF下载

AS1323-BTTT-33图片预览
型号: AS1323-BTTT-33
PDF下载: 下载PDF文件 查看货源
内容描述: 1.6μA静态电流,单细胞, DC- DC升压转换器 [1.6レA Quiescent Current, Single Cell, DC-DC Step-Up Converter]
分类和应用: 转换器升压转换器
文件页数/大小: 13 页 / 343 K
品牌: AMSCO [ AUSTRIAMICROSYSTEMS AG ]
 浏览型号AS1323-BTTT-33的Datasheet PDF文件第5页浏览型号AS1323-BTTT-33的Datasheet PDF文件第6页浏览型号AS1323-BTTT-33的Datasheet PDF文件第7页浏览型号AS1323-BTTT-33的Datasheet PDF文件第8页浏览型号AS1323-BTTT-33的Datasheet PDF文件第10页浏览型号AS1323-BTTT-33的Datasheet PDF文件第11页浏览型号AS1323-BTTT-33的Datasheet PDF文件第12页浏览型号AS1323-BTTT-33的Datasheet PDF文件第13页  
AS1323
Data Sheet - A p p l i c a t i o n I n f o r m a t i o n
Capacitor Selection
Choose input and output capacitors to supply the input and output peak currents with acceptable
voltage ripple. The
input filter capacitor (C
IN
)
reduces peak currents drawn from the battery and improves efficiency. Low equivalent
series resistance (ESR) capacitors are recommended.
Note:
Ceramic capacitors have the lowest ESR, but low ESR tantalum or polymer capacitors offer a good balance
between cost and performance.
Output voltage ripple has two components: variations in the charge stored in the output capacitor with each COIL
pulse, and the voltage drop across the capacitor’s ESR caused by the current into and out of the capacitor:
V
RIPPLE
= V
RIPPLE(C)
+ V
RIPPLE(ESR)
V
RIPPLE(ESR)
= I
PEAK
R
ESR(COUT)
2
2
1
L
-
V
RIPPLE
(
C
)
--
⋅ ⎛
--------------------------------------------------------------
⎞ ⋅ (
I
PEAK
I
OUT
)
2
⎝ (
V
OUT
V
BATT
) ⋅
C
OUT
(EQ 4)
(EQ 5)
(EQ 6)
Where:
I
PEAK
is the peak inductor current.
For ceramic capacitors, the output voltage ripple is
typically dominated by V
RIPPLE(C)
. For example, a
10µF ceramic
capacitor and a 10µH inductor typically provide 75mV of output ripple when stepping up from 1.2V to 3.3V at 50mA.
Low input-to-output voltage differences require higher output capacitor values.
Capacitance and ESR variation of temperature should be considered for best performance in applications with wide
operating temperature ranges.
PC Board Layout Considerations
The AS1323 has been specially designed to be tolerant to PC board parasitic inductances and resistances. However,
to achieve maximum efficiency a careful PC board layout and component selection is vital.
Note:
For the optimal performance the IC’s VSS and the ground leads of the input and output capacitors must be
kept less than 5mm apart using a ground plane. In addition, keep all connections to COIL as short as possible.
The system robustness guarantees a reliable operation even if those recommendations are not fully applied.
www.austriamicrosystems.com
Revision 1.02
9 - 13