AS1154
Datasheet - Applications
9 Applications
Table 5. Function Table
Input
INx
L
Output
OUTx+
OUTx-
L
H
H
H
L
0.8V < VINx < 2.0V
Undetermined
Undetermined
Figure 19. Typical Application Circuit
+3.3V
+3.3V
0.001µF
0.1µF
0.001µF
0.1µF
LVDS
Signals
LVTTL/LVCMOS
Data Outputs
LVTTL/LVCMOS
Data Inputs
Rx
Tx
107Ω
AS1157
LVDS Receiver
AS1154
100Ω Shielded Twisted Cable or Microstrip PC Board Traces
Power-Supply Bypassing
To bypass VCC, use high-frequency surface-mount ceramic 0.1µF and 0.001µF capacitors in parallel as close to the device as possible, with the
smaller valued capacitor closest to pin VCC.
Differential Traces
Input trace characteristics can adversely affect the performance of the AS1154.
Use controlled-impedance PC board traces to match the cable characteristic impedance. The termination resistor is also matched to this
characteristic impedance.
Eliminate reflections and ensure that noise couples as common mode by running the differential traces near each other.
Reduce skew by using matched trace lengths. Tight skew control is required to minimize emissions and proper data recovery of the devices.
Route each channel’s differential signals very close to each other for optimal cancellation of their respective external magnetic fields. Use a
constant distance between the differential traces to avoid irregularities in differential impedance.
Avoid 90° turns (use two 45° turns).
Minimize the number of vias to further prevent impedance irregularities.
www.austriamicrosystems.com/Interfaces-LVDS/AS1154
Revision 1.02
10 - 16
AMSCO [ AMS(艾迈斯) ]
