AS1113-BQFR 参数 Datasheet PDF下载

AS1113

Datasheet - D e t a i l e d D e s c r i p t i o n

Serial Interface

Data accesses are made serially via pins SDI and SDO. At each CLK rising edge, the signal present at pin SDI is

shifted into the first bit of the internal shift register and the other bits are shifted ahead of the first bit. The MSB is the

first bit to be clocked in. In error-detection mode the shift register will latch-in the corresponding error data of tempera-

ture-, open-, and short-error register with each falling edge of LD.

The 16-bit data register will latch the data of the shift register at each rising edge of LD. This data is then used to drive

the current generator output drivers to switch on the corresponding LEDs as OEN goes low.

Timing Diagrams

This section contains timing diagrams referenced in other sections of this data sheet.

Figure 8. Normal Mode Timing Diagram

t

W(CLK)

CLK

50%

50%

50%

t

SU(D)

SDI

50%

t

H(D)

50%

SDO

50%

t

P1

t

W(L)

LD

50%

t

SU(L)

50%

t

H(L)

OEN

OEN Low = Output Enabled

OUTNx High = Output Off

OUTNx Low = Output On

OUTNx

50%

t

P2

Figure 9. Output Delay Timing Diagram

t

W(OE)

OEN

50%

t

P3

90%

OUTN0

50%

t

OF

t

STAG

OUTN1

50%

10%

50%

t

P3

90%

10%

t

OR

t

STAG

50%

50%

14

X

t

STAG

OUTN15

50%

14

X

t

STAG

50%

www.austriamicrosystems.com

Revision 1.03

9 - 24