AS1100
Data Sheet - P i n A s s i g n m e n t s
4 Pin Assignments
Figure 2. Pin Assignments (Top View)
TOP
DIN
1
24
DOUT
23
SEG D
22
SEG DP
21
SEG E
20
SEG C
19
V
DD
18 I
SET
17
SEG G
16
SEG B
15
SEG F
14
SEG A
13
CLK
DIP/SO
DIG0
2
DIG4
3
GND
4
DIG6
5
DIG2
6
DIG3
7
DIG7
8
GND
9
DIG5
10
DIG1
11
LOAD
12
AS1100
Pin Descriptions
Table 1. Pin Descriptions
Pin
Name
DIN
DIG 0 – DIG 7
GND
LOAD/CS
Pin
Number
1
2, 3, 5–8,
10, 11
4, 9
12
Description
Data input.
Data is programmed into the 16Bit shift register on the rising
CLK edge
8 digit driver lines that sink the current from the common cathode of the
display. In shutdown mode the AS1100 switches the outputs to V
DD
.
Both GND pins must be connected.
Strobe input.
With the rising edge of the LOAD signal the 16 bit of serial
data is latched into the register.
Clock input.
The interface is capable to support clock frequencies up to
10MHz. The serial data is clocked into the internal shift register with the
rising edge of the CLK signal. On the DOUT pin the data is applied with the
falling edge of CLK.
Seven segment driver lines including the decimal point.
When a
segment is turned off the output is connected to GND.
The current into ISET determines the peak current through the segments
and therefore the brightness.
Positive Supply Voltage (+5V)
Serial data output for cascading drivers.
The output is valid after 16.5
clock cycles. The output is never set to high impedance.
CLK
13
14–17,
20–23
18
19
24
SEG A–G, DP
ISET
V
DD
DOUT
www.austriamicrosystems.com
Revision 1.33
2 - 17
AMSCO [ AUSTRIAMICROSYSTEMS AG ]
