欢迎访问ic37.com |
会员登录 免费注册
发布采购

A67L93181E-8.5 参数 Datasheet PDF下载

A67L93181E-8.5图片预览
型号: A67L93181E-8.5
PDF下载: 下载PDF文件 查看货源
内容描述: 512K X 18 , 256K ×36的LVTTL ,流通型ZeBL SRAM [512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM]
分类和应用: 静态存储器
文件页数/大小: 18 页 / 246 K
品牌: AMICC [ AMIC TECHNOLOGY ]
 浏览型号A67L93181E-8.5的Datasheet PDF文件第10页浏览型号A67L93181E-8.5的Datasheet PDF文件第11页浏览型号A67L93181E-8.5的Datasheet PDF文件第12页浏览型号A67L93181E-8.5的Datasheet PDF文件第13页浏览型号A67L93181E-8.5的Datasheet PDF文件第14页浏览型号A67L93181E-8.5的Datasheet PDF文件第15页浏览型号A67L93181E-8.5的Datasheet PDF文件第17页浏览型号A67L93181E-8.5的Datasheet PDF文件第18页  
A67L93181/A67L83361  
NOP, STALL and Deselect Cycles  
1
2
3
4
5
6
7
8
9
10  
CLK  
CEN  
CE  
ADV/  
LD  
R/W  
BWx  
ADDRESS  
I/O  
A1  
A2  
A3  
A4  
A5  
t
KHQZ  
D(A1)  
Q(A2)  
Q(A3)  
D(A4)  
NOP  
Q(A5)  
t
KHQX  
COMMAND  
WRITE  
D(A4)  
CONTINUE  
DESELECT  
WRITE  
D(A1)  
READ  
Q(A2)  
READ  
Q(A3)  
READ  
Q(A5)  
STALL  
STALL  
DESELECT  
: Don't Care  
: Undefined  
Note : 1. The IGNORE CLOCK EDGE or STALL cycle (clock 3) illustrates  
being used to create a “pause.” A WRITE is  
= 0, CE2 = 1.  
CEN  
CE2  
not performed during this cycle.  
2. For this waveform, ZZ and  
are tied LOW.  
OE  
represents three signals. When  
3.  
= 0, it represents  
= 0,  
CE  
CE  
CE  
4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The  
most recent data may be from the input data register.  
PRELIMINARY  
(July, 2005, Version 0.0)  
16  
AMIC Technology, Corp.  
 复制成功!