A29160B Series
ICC2 in the DC Characteristics table represents the active
current specification for the write mode. The "AC
Characteristics" section contains timing specification tables
and timing diagrams for write operations.
Word/Byte Configuration
The
pin determines whether the I/O pins I/O15-I/O0
BYTE
operate in the byte or word configuration. If the
pin is
BYTE
set at logic ”1”, the device is in word configuration, I/O15-I/O0
are active and controlled by and
Program and Erase Operation Status
.
OE
CE
During an erase or program operation, the system may
check the status of the operation by reading the status bits
on I/O7 - I/O0. Standard read cycle timings and ICC read
specifications apply. Refer to "Write Operation Status" for
more information, and to each AC Characteristics section for
timing diagrams.
If the
pin is set at logic “0”, the device is in byte
BYTE
configuration, and only I/O0-I/O7 are active and controlled by
and . I/O8-I/O14 are tri-stated, and I/O15 pin is used
CE
OE
as an input for the LSB(A-1) address function.
Requirements for Reading Array Data
Standby Mode
To read array data from the outputs, the system must drive
When the system is not reading or writing to the device, it
can place the device in the standby mode. In this mode,
current consumption is greatly reduced, and the outputs are
the
and
pins to VIL.
is the power control and
CE
OE
CE
selects the device.
is the output control and gates array
OE
data to the output pins.
placed in the high impedance state, independent of the
input.
OE
should remain at VIH all the time
WE
during read operation. The
pin determines whether
BYTE
the device outputs array data in words and bytes. The
internal state machine is set for reading array data upon
device power-up, or after a hardware reset. This ensures that
no spurious alteration of the memory content occurs during
the power transition. No command is necessary in this mode
to obtain array data. Standard microprocessor read cycles
that assert valid addresses on the device address inputs
produce valid data on the device data outputs. The device
remains enabled for read access until the command register
contents are altered.
See "Reading Array Data" for more information. Refer to the
AC Read Operations table for timing specifications and to the
Read Operations Timings diagram for the timing waveforms,
lCC1 in the DC Characteristics table represents the active
current specification for reading array data.
The device enters the CMOS standby mode when the
&
CE
pins are both held at VCC ± 0.5V. (Note that this is a
RESET
more restricted voltage range than VIH.) If
and
CE
RESET
are held at VIH, but not within VCC ± 0.5V, the device will be
in the standby mode, but the standby current will be greater.
The device requires the standard access time (tCE) before it
is ready to read data.
If the device is deselected during erasure or programming,
the device draws active current until the operation is
completed.
ICC3 and ICC4 in the DC Characteristics tables represent the
standby current specification.
Output Disable Mode
When the
input is at VIH, output from the device is
OE
Writing Commands/Command Sequences
disabled. The output pins are placed in the high impedance
state.
To write a command or command sequence (which includes
programming data to the device and erasing sectors of
: Hardware Reset Pin
RESET
memory), the system must drive
and
to VIL, and
WE
CE
to VIH. For program operations, the
pin
BYTE
The
pin provides a hardware method of resetting
OE
RESET
determines whether the device accepts program data in
bytes or words, Refer to “Word/Byte Configuration” for more
information. The device features an Unlock Bypass mode to
facilitate faster programming. Once the device enters the
Unlock Bypass mode, only two write cycles are required to
program a word or byte, instead of four.
The “Word/Byte Program Command Sequence” and “Unlock
Bypass Command Sequence” has detail descriptions on
programming data to the device using both standard and
Unlock Bypass command sequence. An erase operation can
erase one sector, multiple sectors, or the entire device. The
Sector Address Tables indicate the address range that each
sector occupies. A "sector address" consists of the address
inputs required to uniquely select a sector. See the
"Command Definitions" section for details on erasing a sector
or the entire chip, or suspending/resuming the erase
operation.
After the system writes the autoselect command sequence,
the device enters the autoselect mode. The system can then
read autoselect codes from the internal register (which is
separate from the memory array) on I/O7 - I/O0. Standard
read cycle timings apply in this mode. Refer to the
"Autoselect Mode" and "Autoselect Command Sequence"
sections for more information.
the device to reading array data. When the system drives the
pin low for at least a period of tRP, the device
RESET
immediately terminates any operation in progress, tristates
all data output pins, and ignores all read/write attempts for
the duration of the
pulse. The device also resets the
RESET
internal state machine to reading array data. The operation
that was interrupted should be reinitiated once the device is
ready to accept another command sequence, to ensure data
integrity.
Current is reduced for the duration of the
pulse.
RESET
When
is held at VSS ± 0.5V, the device draws
RESET
CMOS standby current (ICC4). If
is held at VIL but not
RESET
within VSS ± 0.5V, the standby current will be greater.
The pin may be tied to the system reset circuitry. A
RESET
system reset would thus also reset the Flash memory,
enabling the system to read the boot-up firmware from the
Flash memory.
If
is asserted during a program or erase operation,
RESET
the RY/
pin remains a “0” (busy) until the internal reset
BY
operation is complete, which requires a time tREADY (during
Embedded Algorithms). The system can thus monitor
RY/
BY
complete. If
to determine whether the reset operation is
is asserted when a program or erase
RESET
PRELIMINARY (June, 2016, Version 0.0)
6
AMIC Technology, Corp.