A25LQ080 Series
SPI MODES
falling edge of Serial Clock (C).
These devices can be driven by a microcontroller with its SPI
peripheral running in either of the two following modes:
– CPOL=0, CPHA=0
– CPOL=1, CPHA=1
For these two modes, input data is latched in on the rising
edge of Serial Clock (C), and output data is available from the
The difference between the two modes, as shown in Figure 1,
is the clock polarity when the bus master is in Stand-by mode
and not transferring data:
– C remains at 0 for (CPOL=0, CPHA=0) Æ Mode 0
– C remains at 1 for (CPOL=1, CPHA=1) Æ Mode 3
Figure 1. SPI Modes Supported
CPOL CPHA
C
Mode 0 0
0
C
Mode 3 1
1
DIO
DO
MSB
MSB
(April, 2016, Version 1.0)
4
AMIC Technology Corp.
AMICC [ AMIC TECHNOLOGY ]
