FS6128-04 / FS6128-05 / FS6128-06
PLL Clock Generator IC with VCXO
Table 2: Pin Descriptions
Key: AI = Analog Input; AO = Analog Output; DI = Digital Input; DI = Input with Internal Pull-Up; DI
D
= Input with Internal Pull-Down; DIO = Digital Input/Output; DI-3 = Three-Level Digital Input,
DO = Digital Output; P = Power/Ground; # = Active Low pin
U
PIN
1
2
3
4
5
6
7
8
TYPE
AI
P
AI
P
DO
-
DO
AO
NAME
XIN
VDD
XTUNE
VSS
CLK
n/c
VSS
XOUT
VCXO Feedback
Power Supply (+3.3V)
VCXO Tune
Ground
Clock Output
No Connection
Ground
VCXO Drive
DESCRIPTION
3.0
3.1
Functional Block Description
Voltage-Controlled Crystal
Oscillator (VCXO)
EXAMPLE: A crystal with the following parameters is
used: C
1
= 0.025pF and C
0
= 6pF. Using the minimum
and maximum C
L1
= 10pF, and C
L2
= 20pF, the tuning
range (peak-to-peak) is:
The VCXO provides a tunable, low-jitter frequency refer-
ence for the rest of the FS6128 system components.
Loading capacitance for the crystal is internal to the
FS6128. No external components (other than the reso-
nator itself) are required for operation of the VCXO.
Continuous fine-tuning of the VCXO frequency is accom-
plished by varying the voltage on the XTUNE pin. The
value of this voltage controls the effective capacitance
presented to the crystal. The actual amount that this load
capacitance change will alter the oscillator frequency de-
pends on the characteristics of the crystal as well as the
oscillator circuit itself.
It is important that the crystal load capacitance is speci-
fied correctly to “center” the tuning range. See Table 5.
A simple formula to obtain the “pulling” capability of a
crystal oscillator is:
0
.
025
×
(
20
−
10
)
×
106
∆
f
=
=
300
ppm
.
2
×
(
6
+
20
)
×
(
6
+
10
)
3.2
Phase-Locked Loop (PLL)
The on-chip PLL is a standard frequency- and phase-
locked loop architecture. The PLL multiplies the reference
oscillator frequency to the desired output frequency by a
ratio of integers. The frequency multiplication is exact
with a zero synthesis error (unless otherwise specified).
C
1
×
(
C
L
2
−
C
L
1
)
×
10
∆
f
(
ppm
)
=
2
×
(
C
0
+
C
L
2
)
×
(
C
0
+
C
L
1
)
6
where:
C
0 =
the shunt (or holder) capacitance of the crystal
C
1 =
the motional capacitance of the crystal
C
L1
and C
L2
= the two extremes (minimum and maximum)
of the applied load capacitance presented by the
FS6128.
ISO9001
2
2.27.02
AMI [ AMI SEMICONDUCTOR ]
