欢迎访问ic37.com |
会员登录 免费注册
发布采购

AME811RCPL 参数 Datasheet PDF下载

AME811RCPL图片预览
型号: AME811RCPL
PDF下载: 下载PDF文件 查看货源
内容描述: 3-1 / 2位A / D转换器 - 低功耗,具有保持和差分参考输入 [3-1/2 Digit A/D Converter - Low Power With HOLD And Differential Reference Inputs]
分类和应用: 转换器
文件页数/大小: 15 页 / 908 K
品牌: AME [ ANALOG MICROELECTRONICS ]
 浏览型号AME811RCPL的Datasheet PDF文件第5页浏览型号AME811RCPL的Datasheet PDF文件第6页浏览型号AME811RCPL的Datasheet PDF文件第7页浏览型号AME811RCPL的Datasheet PDF文件第8页浏览型号AME811RCPL的Datasheet PDF文件第10页浏览型号AME811RCPL的Datasheet PDF文件第11页浏览型号AME811RCPL的Datasheet PDF文件第12页浏览型号AME811RCPL的Datasheet PDF文件第13页  
Analog Microelectronics, Inc.  
3-1/2 Digit A/D Converter - Low Power  
With HOLD And Differential Reference Inputs  
AME811/AME811A/AME811R  
n Digital Section  
Auto-Zero Phase:  
Signal Integration Phase:  
Reference Integration Phase :  
1000 to 3000 Counts  
1000 Counts (Fixed)  
0 to 2000 Counts  
Digital Ground  
AME811 generates an internal digital ground, typically  
5V below the V+.  
For signals less than full-scale, the unused reference  
integration time is assigned to the autozero phase.  
Clock Circuit  
The clock can be generated in either of the following  
three methods.  
1. An external oscillator connected to “OSC1”  
2. A crystal between pins “OSC1” and “OSC2”  
3. A R-C oscillator using “OSC1”, “OSC2” and  
“OSC3”  
Segment Drivers  
The backplane frequency is 1/800 of the oscillator clock  
frequency. For example if the oscillator frequency is  
48 KHz (3 conversions per second) the backplane fre-  
quency will be 60 Hz. The segment and backplane are  
at the same frequency with a nominal 5 volt amplitude.  
The segment is visible (ON) when the segment and the  
backplane are out of phase, otherwise it is invisible  
(OFF). The polarity segment is “ON” for negative ana-  
log inputs. When the TEST pin on the AME811 is pulled  
to V+, all segments are turned “ON”. The display reads  
-1888. During this mode the LCD segments have a  
constant DC voltage impressed. DO NOT LEAVE THE  
DISPLAY IN THIS MODE FOR MORE THAN SEV-  
ERAL MINUTES! LCD displays may be destroyed if  
operated with DC levels for extended periods.  
Notes: There is no on-chip feedback resister across  
osc1 and osc2.  
Systems Timing  
The oscillator frequency is divided by 4 prior to clock-  
ing the internal decade counters. Each conversion  
takes 4000 counts or 16000 oscillator clock pulses.  
The timing of each phase are as follows:  
9
 复制成功!