欢迎访问ic37.com |
会员登录 免费注册
发布采购

AME7106CPL 参数 Datasheet PDF下载

AME7106CPL图片预览
型号: AME7106CPL
PDF下载: 下载PDF文件 查看货源
内容描述: 3-1 / 2位A / D转换器的高精度,低功耗 [3-1/2 Digit A/D Converter High Accuracy, Low Power]
分类和应用: 转换器
文件页数/大小: 20 页 / 1428 K
品牌: AME [ ANALOG MICROELECTRONICS ]
 浏览型号AME7106CPL的Datasheet PDF文件第7页浏览型号AME7106CPL的Datasheet PDF文件第8页浏览型号AME7106CPL的Datasheet PDF文件第9页浏览型号AME7106CPL的Datasheet PDF文件第10页浏览型号AME7106CPL的Datasheet PDF文件第12页浏览型号AME7106CPL的Datasheet PDF文件第13页浏览型号AME7106CPL的Datasheet PDF文件第14页浏览型号AME7106CPL的Datasheet PDF文件第15页  
AME, Inc.  
3-1/2 Digit A/D Converter  
High Accuracy, Low Power  
AME7106/AME7106A/AME7106R  
AME7107/AME7107A/AME7107R  
Segment Drivers (AME7107)  
Integration Status (INTEN)  
The AME7107 is designed to drive common anode  
LEDs. All segment drivers are N-channel transistors  
with a typically 8 mA current driving capability. The  
1000’s segment AB4 sinks current from two LED seg-  
ments, and has a 16 mA driving capability. The polar-  
ity indication is “on” when the analog input voltage is  
negative.  
The INTEN is an output signal of the converter, it is  
“high” during the signal integration phase. This signal  
can be used as a status indicator or a control to con-  
nect the analog signal to the converter for processing.  
It is available in 44 pin package.  
De-integration Status (DEEN)  
The DEEN is an output signal of the converter, it is  
“high” during the reference de-integration phase. The  
period of the DEEN is proportional to the conversion  
result. Users may calculate the conversion result by  
counting the number of clock pulse on the OSC3 pin  
when DEEN is “high”. The conversion result is equal  
to (N/4) - 1/2 where N is the number of the pulse at the  
OSC3 pin. It is available in 44 pin package.  
Test  
When the TEST is pulled to V+ all segments and the  
minus sign will be activated. The TEST pin is tied to  
the internally generated digital ground through a 500Ω  
resistor in the AME7106. It is typically 5V lower than  
V+. TEST pin may be used as the negative power sup-  
ply for external CMOS logic at the maximum current of  
1 mA.  
Data Hold  
When the Hold pin is connected to V+ the conversion  
result will not be updated. The conversion is still free  
running during the hold mode. It is available in 44 pin  
package.  
recommended for 2.0V full-scale applications. A mylar  
dielectric capacitor is adequate.  
n Component Value Selection  
Auto-Zero Capacitor (Caz)  
Reference Capacitor (Cref)  
A 0.1µF capacitor is acceptable when “INLO” is tied  
to analog common. If a large common-mode voltage  
The Caz capacitor size has some influence on system  
noise. A 0.47µF capacitor is recommended for 200  
mV full-scale applications. A 0.047µF capacitor is  
11