欢迎访问ic37.com |
会员登录 免费注册
发布采购

S5933Q/7C 参数 Datasheet PDF下载

S5933Q/7C图片预览
型号: S5933Q/7C
PDF下载: 下载PDF文件 查看货源
内容描述: [PCI Bus Controller, CMOS, PQFP160, PLASTIC, QFP-160]
分类和应用: 时钟PC外围集成电路
文件页数/大小: 327 页 / 1976 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号S5933Q/7C的Datasheet PDF文件第20页浏览型号S5933Q/7C的Datasheet PDF文件第21页浏览型号S5933Q/7C的Datasheet PDF文件第22页浏览型号S5933Q/7C的Datasheet PDF文件第23页浏览型号S5933Q/7C的Datasheet PDF文件第25页浏览型号S5933Q/7C的Datasheet PDF文件第26页浏览型号S5933Q/7C的Datasheet PDF文件第27页浏览型号S5933Q/7C的Datasheet PDF文件第28页  
®
DEVICE SPECIFICATION  
S5933  
PCI CONTROLLER  
2.0 ARCHITECTURAL OVERVIEW  
S5933’s major features:  
Processor independence  
INTRODUCTION TO THE PCI LOCAL BUS  
Support for autoconfiguration, using a compre-  
hensive set of standard configuration functions  
The local bus concept was developed to break the  
PC data bottleneck. Traditional PC bus architectures  
are inadequate to meet the demands of today’s  
graphics-oriented systems and large application  
sizes. A local bus moves peripherals off the I/O bus  
and places them closer to the system’s processor  
bus, providing faster data transfer between the pro-  
cessor and peripherals.  
Multiplexed, burst mode operation  
Synchronous up to 33 MHz  
Full multimaster capability, allowing any PCI  
master peer-to-peer access to any PCI slave  
Hidden central arbitration  
The PCI Local Bus addresses the industry’s need for  
a local bus standard that is not directly dependent on  
the speed and size of the processor bus, and that is  
both reliable and expandable. It represents the first  
time in the history of the PC industry that a common  
bus, independent of microprocessor design and  
manufacturer, has been adopted and used by rival  
PC computer architectures. PCI offers simple “plug  
and play” capability for the end user, and its perfor-  
mance is more than adequate for the most demand-  
ing applications, such as full-motion video.  
Address and data parity  
Low pin count for cost-effective packaging  
Three physical address spaces: memory, I/O,  
and configuration  
Capability of full concurrency with processor/  
memory subsystem  
Support for memory read multiple  
160 PQFP and 208 TQFP package options  
Figure 2-1. S5933 Block Diagram  
ADDRESS  
PASS THRU ADDRESS  
LATCH  
WRITE  
READ  
PCI  
BUS  
ADD-ON  
INTERFACE  
ADDR  
PASS THRU DATA  
SELECT &  
CONTROL  
DECODER  
MAILBOXES  
BUFFER  
FIFO  
PROGRAM–  
MABLE  
DECODER  
MUX/  
DEMUX  
DATA BUS  
BUFFERS & LATCHES  
8/16  
32  
CONFIG.  
REGS  
WRITE  
READ  
STATUS &  
INTERRUPT  
CONTROL  
PCI Transfer Counters  
BIOS ROM INTERFACE  
Applied Micro Circuits Corporation  
6195 Lusk Blvd., San Diego, CA 92121 • (619) 450-9333  
2-3  
 复制成功!