欢迎访问ic37.com |
会员登录 免费注册
发布采购

S5920QRC 参数 Datasheet PDF下载

S5920QRC图片预览
型号: S5920QRC
PDF下载: 下载PDF文件 查看货源
内容描述: [PCI Bus Controller, CMOS, PQFP160, 28 X 28 MM, 3.37 MM HEIGHT, GREEN, PLASTIC, QFP-160]
分类和应用: 时钟数据传输PC外围集成电路
文件页数/大小: 165 页 / 2405 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号S5920QRC的Datasheet PDF文件第76页浏览型号S5920QRC的Datasheet PDF文件第77页浏览型号S5920QRC的Datasheet PDF文件第78页浏览型号S5920QRC的Datasheet PDF文件第79页浏览型号S5920QRC的Datasheet PDF文件第81页浏览型号S5920QRC的Datasheet PDF文件第82页浏览型号S5920QRC的Datasheet PDF文件第83页浏览型号S5920QRC的Datasheet PDF文件第84页  
Revision 1.02 – April 12, 2007  
S5920 – PCI Product: Operation Registers  
Data Book  
Table 5 describes one of the four configuration registers. All four region configuration registers are exactly the  
same.  
Table 43.  
Bit  
Description  
7
PTADR# mode. This bit is only valid in Active mode. If this bit is 0, PTADR# is not driven at the beginning of an  
active cycle. If this bit is set to 1 (default state), the S5920 will assert PTADR# for one clock cycle after PTATN#  
is asserted. The Pass-Thru address is also driven while PTADR# is low. This bit is a don’t care if the device is  
operating in Passive mode.  
6
5
Endian conversion. If this bit is set to one, the S5920 will convert the Add-On bus from the default little endian  
format to a big endian format. Reference Chapter 9 for more details.  
Write FIFO disabled. If this bit is set to 1, the S5920 will not accept the next piece of data (on a PCI write) until  
the Add-On has accepted the previous piece of data. If this bit is set to 0, the S5920 will accept data from the  
PCI until the Pass-Thru write FIFO is full.  
4:3  
2:0  
Prefetch. These bits control the number of DWORDs the S5920 will prefetch after the current PCI Pass-Thru  
read completes. The actual amount of data prefetched depends upon any number of different scenarios. The  
prefetch values of “small”, “medium” and “large” are available to tune the system to achieve best overall perfor-  
mance (i.e., optimize PCI bus transfers or optimize Add-On bus transfers). The Pass-Thru read FIFO can be  
enabled to prefetch in either Active mode or Passive mode.  
Wait states. In Active mode, the user can program the number of wait states required by the Add-On bus to  
complete a transaction. Up to 7 wait states can be programmed (per region). The S5920 will count the number  
of clocks programmed into this register before finishing the current data transaction if PTWAIT# is high. If  
PTWAIT# is driven low, additional wait states may be inserted. Bits 2, 1 and 0 are don’t care if operating in Pas-  
sive mode.  
AMCC Confidential and Proprietary  
DS1596  
80  
 复制成功!