欢迎访问ic37.com |
会员登录 免费注册
发布采购

S2078TB 参数 Datasheet PDF下载

S2078TB图片预览
型号: S2078TB
PDF下载: 下载PDF文件 查看货源
内容描述: [Telecom Circuit, 2-Func, Bipolar, PBGA156, 21 X 21 MM, TBGA-156]
分类和应用: 电信电信集成电路
文件页数/大小: 24 页 / 280 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号S2078TB的Datasheet PDF文件第6页浏览型号S2078TB的Datasheet PDF文件第7页浏览型号S2078TB的Datasheet PDF文件第8页浏览型号S2078TB的Datasheet PDF文件第9页浏览型号S2078TB的Datasheet PDF文件第11页浏览型号S2078TB的Datasheet PDF文件第12页浏览型号S2078TB的Datasheet PDF文件第13页浏览型号S2078TB的Datasheet PDF文件第14页  
S2078  
DUAL FIBRE CHANNEL TRANSCEIVER  
Table 7. Receiver Output Signals Assignment and Descriptions  
Pin Name  
Level  
I/O  
Pin #  
Description  
DOUTA9  
TTL  
O
J2  
G2  
L2  
L1  
K2  
K1  
J3  
J1  
H3  
H2  
Channel A Receiver Data Outputs. Parallel data on this bus is valid  
on the rising edge of RBC1A in full clock mode and valid on the  
rising edge of both RBC1A and RBC0A in half clock mode.  
DOUTA8  
DOUTA7  
DOUTA6  
DOUTA5  
DOUTA4  
DOUTA3  
DOUTA2  
DOUTA1  
DOUTA0  
COM_DETA  
TTL  
TTL  
O
O
G1  
Channel A Comma Detect. A High on this output indicates that a  
valid K28.5 has been detected and is present on the parallel data  
outputs DOUTA[0:9].  
RBC1A  
RBC0A  
M1  
L3  
Receive Byte Clocks. Parallel receive data, DOUTA[0:9] and  
COM_DETA are valid on the rising edge of RBC1A when in full  
clock mode and valid on the rising edge of both RBC1A and  
RBC0A in half clock mode.  
DOUTB9  
DOUTB8  
DOUTB7  
DOUTB6  
DOUTB5  
DOUTB4  
DOUTB3  
DOUTB2  
DOUTB1  
DOUTB0  
TTL  
O
P4  
R1  
P8  
T5  
R6  
P6  
R5  
T3  
P5  
R3  
Channel B Receiver Data Outputs. Parallel data on this bus is valid  
on the rising edge of RBC1B in full clock mode and valid on rising  
edge of both RBC1B and RBC0B in half clock mode.  
COM_DETB  
TTL  
TTL  
O
O
P2  
Channel B Comma Detect. A High on this output indicates that a  
valid K28.5 has been detected and is present on the parallel data  
outputs DOUTB[0:9].  
RBC1B  
RBC0B  
R7  
P7  
Receive Byte Clocks. Parallel receive data, DOUTB[0:9] and  
COM_DETB are valid on the rising edge of RBC1B when in full  
clock mode and valid on the rising edge of both RBC1B and  
RBC0B in half clock mode.  
Table 8. Receiver Input Signals Assignment and Descriptions  
Pin Name  
Level  
I/O  
Pin #  
Description  
RXAP  
RXAN  
Diff.  
LVPECL  
I
B5  
A4  
Differential LVPECL compatible inputs for channel A. RXAP is the  
positive input, RXAN is the negative. Internally biased to VDD  
–1.3V for AC coupled applications.  
RXBP  
RXBN  
Diff.  
LVPECL  
I
B10  
A11  
Differential LVPECL compatible inputs for channel B. RXBP is the  
positive input, RXBN is the negative. Internally biased to VDD  
–1.3V for AC coupled applications.  
10  
October 13, 2000 / Revision D