Revision 1.15 – August 30, 2007
440GX – Power PC 440GX Embedded Processor
Peripheral Interface Clock Timings (Continued)
Data Sheet
Parameter
Min
Max
Units
MHz
ns
Notes
TmrClk input frequency
TmrClk period
–
100
10
–
TmrClk input high time
TmrClk input low time
Notes:
40% of nominal period
40% of nominal period
60% of nominal period
60% of nominal period
ns
ns
1. TOPB is the period in ns of the OPB clock. The internal OPB clock runs at an integral divisor ratio of the frequency of the
PLB clock. The maximum OPB clock frequency is 83.33 MHz. Refer to the Clocking chapter of the PPC440GX Embedded
Processor User’s Manual for details.
2. When the PCI-X interface is used to support a legacy PCI interface, the maximum PCIXClk frequency is 66.66MHz.
68
AMCC